47243 lines
3.0 MiB
47243 lines
3.0 MiB
; --------------------------------------------------------------------------------
|
|
; @Title: RZT1 On-Chip Peripherals
|
|
; @Props: Released
|
|
; @Author: PID, ROK
|
|
; @Changelog: 2019-01-31 PID
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Doc: r01uh0483ej0140-rzt1(public).pdf (Rev 1.40, 2018-01-19)
|
|
; @Core: Cortex-M3,Cortex-R4
|
|
; @Chip: R7S910001,R7S910002,R7S910006,R7S910007,R7S910011,R7S910013,
|
|
; R7S910025,R7S910026,R7S910027,R7S910028,R7S910035,R7S910036,
|
|
; R7S910101,R7S910102,R7S910106,R7S910107,R7S910111,R7S910113,
|
|
; R7S910125,R7S910126,R7S910127,R7S910128,R7S910135,R7S910136,
|
|
; R7S910015-CM3,R7S910015-CR4,R7S910016-CM3,R7S910016-CR4,
|
|
; R7S910017-CM3,R7S910017-CR4,R7S910018-CM3,R7S910018-CR4,
|
|
; R7S910115-CM3,R7S910115-CR4,R7S910116-CM3,R7S910116-CR4,
|
|
; R7S910117-CM3,R7S910117-CR4,R7S910118-CM3,R7S910118-CR4,
|
|
; @Copyright: (C) 1989-2019 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: perrzt1.per 17736 2024-04-08 09:26:07Z kwisniewski $
|
|
|
|
sif (CORENAME()=="CORTEXM3")
|
|
tree.close "Core Registers (Cortex-M3)"
|
|
AUTOINDENT.PUSH
|
|
AUTOINDENT.OFF
|
|
tree "System Control"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 11.
|
|
group 0x10--0x1b
|
|
line.long 0x00 "SYST_CSR,SysTick Control and Status Register"
|
|
bitfld.long 0x00 16. " COUNTFLAG ,Counter Flag" "Not counted,Counted"
|
|
bitfld.long 0x00 2. " CLKSOURCE ,Clock Source" "External,Core"
|
|
bitfld.long 0x00 1. " TICKINT ,SysTick Handler" "Not SysTick,SysTick"
|
|
textline " "
|
|
bitfld.long 0x00 0. " ENABLE ,Counter Enable" "Disabled,Enabled"
|
|
;group 0x14++0x03
|
|
line.long 0x04 "SYST_RVR,SysTick Reload Value Register"
|
|
hexmask.long.tbyte 0x04 0.--23. 1. " RELOAD ,The value to load into the SYST_CVR when the counter reaches 0"
|
|
;group 0x18++0x03
|
|
line.long 0x08 "SYST_CVR,SysTick Current Value Register"
|
|
hexmask.long.tbyte 0x08 0.--23. 1. " CURRENT ,Current Value"
|
|
rgroup 0x1c++0x03
|
|
line.long 0x00 "SYST_CALIB,SysTick Calibration Value Register"
|
|
bitfld.long 0x00 31. " NOREF ,Indicates whether the implementation defined reference clock is implemented" "Implemented,Not implemented"
|
|
bitfld.long 0x00 30. " SKEW ,Indicates whether the 10ms calibration value is exact" "Exact,Inexact"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " TENMS ,Holds a reload value to be used for 10ms (100Hz) timing"
|
|
textline " "
|
|
rgroup 0xd00++0x03
|
|
line.long 0x00 "CPUID,CPU ID Base Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " IMPLEMENTER ,Implementer Code"
|
|
bitfld.long 0x00 20.--23. " VARIANT ,Implementation Defined Variant Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16.--19. " CONSTANT ,Constant" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
hexmask.long.word 0x00 4.--15. 1. " PARTNO ,Number of Processor"
|
|
bitfld.long 0x00 0.--3. " REVISION ,Implementation Defined Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group 0xd04--0xd17
|
|
line.long 0x00 "ICSR,Interrupt Control State Register"
|
|
bitfld.long 0x00 31. " NMIPENDSET ,Set Pending NMI Bit" "Not set,Set"
|
|
bitfld.long 0x00 28. " PENDSVSET ,Set Pending pendSV Bit" "Not set,Set"
|
|
bitfld.long 0x00 27. " PENDSVCLR ,Clear Pending pendSV Bit" "Not cleared,Cleared"
|
|
textline " "
|
|
bitfld.long 0x00 26. " PENDSTSET ,Set Pending SysTick Bit" "Not set,Set"
|
|
bitfld.long 0x00 25. " PENDSTCLR ,Clear Pending SysTick Bit" "Not cleared,Cleared"
|
|
bitfld.long 0x00 23. " ISRPREEMPT ,Use Only at Debug Time" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 22. " ISRPENDING ,Interrupt Pending Flag" "Not pending,Pending"
|
|
hexmask.long.word 0x00 12.--21. 1. " VECTPENDING ,Pending ISR Number Field"
|
|
bitfld.long 0x00 11. " RETTOBASE ,Interrupt Exception" "Active,Not active"
|
|
textline " "
|
|
hexmask.long.word 0x00 0.--8. 1. " VECTACTIVE ,Active ISR Number Field"
|
|
;group 0xd08++0x03
|
|
line.long 0x04 "VTOR,Vector Table Offset Register"
|
|
bitfld.long 0x04 29. " TBLBASE ,Table Base" "Code,RAM"
|
|
hexmask.long.tbyte 0x04 7.--28. 1. " TBLOFF ,Vector Table Base Offset Field"
|
|
;group 0xd0c++0x03
|
|
line.long 0x08 "AIRCR,Application Interrupt and Reset Control Register"
|
|
hexmask.long.word 0x08 16.--31. 1. " VECTKEY ,Register Key"
|
|
rbitfld.long 0x08 15. " ENDIANESS ,Data endianness Bit" "Little,Big"
|
|
bitfld.long 0x08 8.--10. " PRIGROUP ,Interrupt Priority Grouping Field" "[7:1]/[0],[7:2]/[1:0],[7:3]/[2:0],[7:4]/[3:0],[7:5]/[4:0],[7:6]/[5:0],[7]/[6:0],-/[7:0]"
|
|
textline " "
|
|
bitfld.long 0x08 2. " SYSRESETREQ ,System Reset Request" "Not requested,Requested"
|
|
bitfld.long 0x08 1. " VECTCLRACTIVE ,Clear Active Vector Bit" "Not cleared,Cleared all"
|
|
bitfld.long 0x08 0. " VECTRESET ,System Reset" "No reset,Reset"
|
|
;group 0xd10++0x03
|
|
line.long 0x0c "SCR,System Control Register"
|
|
bitfld.long 0x0c 4. " SEVONPEND ,Determines whether an interrupt transition from inactive state to pending state is a wakeup event" "Not wakeup,Wakeup"
|
|
bitfld.long 0x0c 2. " SLEEPDEEP ,Provides a qualifying hint indicating that waking from sleep might take longer" "Not deep sleep,Deep sleep"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " SLEEPONEXIT ,Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state" "Disabled,Enabled"
|
|
;group 0xd14++0x03
|
|
line.long 0x10 "CCR,Configuration Control Register"
|
|
bitfld.long 0x10 9. " STKALIGN ,8-byte Stack Frame Alignment" "4-byte,8-byte"
|
|
bitfld.long 0x10 8. " BFHFNMIGN ,Enable NMI, Hard Fault and FAULTMASK to Ignore Bus Fault" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 4. " DIV_0_TRP ,Trap Divide by Zero" "Disabled,Enabled"
|
|
bitfld.long 0x10 3. " UNALIGN_TRP ,Trap for Unaligned Access" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 1. " USERSETMPEND ,Enable User Access to the Software Trigger Exception Register" "Disabled,Enabled"
|
|
bitfld.long 0x10 0. " NONEBASETHRDENA ,Control Entry to Thread Mode" "Only from last exception,Any level"
|
|
group 0xd18--0xd23
|
|
line.long 0x00 "SHPR1,SSystem Handler Priority Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. " PRI_7 ,Priority of System Handler 7"
|
|
hexmask.long.byte 0x00 16.--23. 1. " PRI_6 ,Priority of system handler 6(UsageFault)"
|
|
hexmask.long.byte 0x00 8.--15. 1. " PRI_5 ,Priority of system handler 5(BusFault)"
|
|
textline " "
|
|
hexmask.long.byte 0x00 0.--7. 1. " PRI_4 ,Priority of system handler 4(MemManage)"
|
|
line.long 0x04 "SHPR2,System Handler Priority Register 2"
|
|
hexmask.long.byte 0x04 24.--31. 1. " PRI_11 ,Priority of system handler 11(SVCall)"
|
|
hexmask.long.byte 0x04 16.--23. 1. " PRI_10 ,Priority of System Handler 10"
|
|
hexmask.long.byte 0x04 8.--15. 1. " PRI_9 ,Priority of System Handler 9"
|
|
textline " "
|
|
hexmask.long.byte 0x04 0.--7. 1. " PRI_8 ,Priority of System Handler 8"
|
|
line.long 0x08 "SHPR3,System Handler Priority Register 3"
|
|
hexmask.long.byte 0x08 24.--31. 1. " PRI_15 ,Priority of System Handler 15(SysTick)"
|
|
hexmask.long.byte 0x08 16.--23. 1. " PRI_14 ,Priority of System Handler 14(PendSV)"
|
|
hexmask.long.byte 0x08 8.--15. 1. " PRI_13 ,Priority of System Handler 13"
|
|
textline " "
|
|
hexmask.long.byte 0x08 0.--7. 1. " PRI_12 ,Priority of System Handler 12(DebugMonitor)"
|
|
group 0xd24++0x3
|
|
line.long 0x00 "SHCSR,System Handler Control and State Register"
|
|
bitfld.long 0x00 18. " USGFAULTENA ,USGFAULTENA" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " BUSFAULTENA ,BUSFAULTENA" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " MEMFAULTENA ,MEMFAULTENA" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SVCALLPENDED ,SVCall is Pended Started" "Not replaced,Replaced"
|
|
bitfld.long 0x00 14. " BUSFAULTPENDED ,BusFault is Pended Started" "Not replaced,Replaced"
|
|
bitfld.long 0x00 13. " MEMFAULTPENDED ,MemManage is Pended Started" "Not replaced,Replaced"
|
|
textline " "
|
|
bitfld.long 0x00 11. " SYSTICKACT ,SysTick is Active" "Not active,Active"
|
|
bitfld.long 0x00 10. " PENDSVACT ,PendSV is Active" "Not active,Active"
|
|
bitfld.long 0x00 8. " MONITORACT ,Monitor is Active" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " SVCALLACT ,SVCall is Active" "Not active,Active"
|
|
bitfld.long 0x00 3. " USGFAULTACT ,UsageFault is Active" "Not active,Active"
|
|
bitfld.long 0x00 1. " BUSFAULTACT ,BusFault is Active" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 0. " MEMFAULTACT ,MemManage is Active" "Not active,Active"
|
|
group 0xd28--0xd3b
|
|
line.byte 0x0 "MMFSR,Memory Manage Fault Status Register"
|
|
bitfld.byte 0x0 7. " MMARVALID ,Address Valid Flag" "Not valid,Valid"
|
|
bitfld.byte 0x0 4. " MSTKERR ,Stacking Access Violations" "No error,Error"
|
|
bitfld.byte 0x0 3. " MUNSTKERR ,Unstack Access Violations" "No error,Error"
|
|
textline " "
|
|
bitfld.byte 0x0 1. " DACCVIOL ,Data Access Violation" "No error,Error"
|
|
bitfld.byte 0x0 0. " IACCVIOL ,Instruction Access Violation" "No error,Error"
|
|
;group 0xd29++0x00
|
|
line.byte 0x01 "BFSR,Bus Fault Status Register"
|
|
bitfld.byte 0x01 7. " BFARVALID ,Address Valid" "Not valid,Valid"
|
|
bitfld.byte 0x01 4. " STKERR ,Stacking from Exception has Caused Bus Faults" "No error,Error"
|
|
bitfld.byte 0x01 3. " UNSTKERR ,Unstack from Exception Return has Caused Bus Faults" "No error,Error"
|
|
textline " "
|
|
bitfld.byte 0x01 2. " IMPRECISERR ,Imprecise Data Bus Error" "No error,Error"
|
|
bitfld.byte 0x01 1. " PRECISERR ,Precise Data Bus Error Return" "No error,Error"
|
|
bitfld.byte 0x01 0. " IBUSERR ,Instruction Bus Error Flag" "No error,Error"
|
|
;group 0xd2a++0x01
|
|
line.word 0x02 "USAFAULT,Usage Fault Status Register"
|
|
bitfld.word 0x02 9. " DIVBYZERO ,Illegal PC Load" "No error,Error"
|
|
bitfld.word 0x02 8. " UNALIGNED ,Illegal Unaligned Access" "No error,Error"
|
|
bitfld.word 0x02 3. " NOCP ,Attempt to use a coprocessor instruction" "No error,Error"
|
|
textline " "
|
|
bitfld.word 0x02 2. " INVPC ,Attempt to Load EXC_RETURN into PC Illegally" "No error,Error"
|
|
bitfld.word 0x02 1. " INVSTATE , Invalid Combination of EPSR and Instruction" "No error,Error"
|
|
bitfld.word 0x02 0. " UNDEFINSTR ,Illegal Processor State" "No error,Error"
|
|
;group 0xd2c++0x03
|
|
line.long 0x04 "HFSR,Hard Fault Status Register"
|
|
bitfld.long 0x04 31. " DEBUGEVT ,This Bit is Set if There is a Fault Related to Debug" "No error,Error"
|
|
bitfld.long 0x04 30. " FORCED ,Hard Fault Activated" "No error,Error"
|
|
bitfld.long 0x04 1. " VECTTBL ,Bus Fault" "No error,Error"
|
|
;group 0xd30++0x03
|
|
line.long 0x08 "DFSR,Debug Fault Status Register"
|
|
bitfld.long 0x08 4. " EXTERNAL ,External Debug Request Flag" "Not asserted,Asserted"
|
|
bitfld.long 0x08 3. " VCATCH ,Vector Catch Flag" "Not occurred,Occurred"
|
|
bitfld.long 0x08 2. " DWTTRAP ,Data Watchpoint and Trace (DWT) Flag" "Not matched,Matched"
|
|
textline " "
|
|
bitfld.long 0x08 1. " BKPT ,BKPT Flag" "Not executed,Executed"
|
|
bitfld.long 0x08 0. " HALTED ,Halt Request Flag" "Not requested,Requested"
|
|
;group 0xd34++0x03
|
|
line.long 0xc "MMFAR,Memory Manage Fault Address Register"
|
|
;group 0xd38++0x03
|
|
line.long 0x10 "BFAR,Bus Fault Address Register"
|
|
wgroup 0xf00++0x03
|
|
line.long 0x00 "STIR,Software Trigger Interrupt Register"
|
|
hexmask.long.word 0x00 0.--8. 1. " INTID ,Indicates the interrupt to be triggered"
|
|
tree "Feature Registers"
|
|
width 10.
|
|
rgroup.long 0xD40++0x0B
|
|
line.long 0x00 "ID_PFR0,Processor Feature Register 0"
|
|
bitfld.long 0x00 4.--7. " STATE1 ,Thumb instruction set support" ",,,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " STATE0 ,ARM instruction set support" "Not supported,?..."
|
|
line.long 0x04 "ID_PFR1,Processor Feature Register 1"
|
|
bitfld.long 0x04 8.--11. " MPROF ,M profile programmers' model" ",,2-stack,?..."
|
|
line.long 0x08 "ID_DFR0,Debug Feature Register 0"
|
|
bitfld.long 0x08 20.--23. " DBGMOD ,Support for memory-mapped debug model for M profile processors" "Not supported,Supported,?..."
|
|
hgroup.long 0xD4C++0x03
|
|
hide.long 0x00 "ID_AFR0,Auxiliary Feature Register 0"
|
|
rgroup.long 0xD50++0x03
|
|
line.long 0x00 "ID_MMFR0,Memory Model Feature Register 0"
|
|
bitfld.long 0x00 20.--23. " AUXREG ,Indicates the support for Auxiliary registers" "Not supported,ACTLR only,?..."
|
|
bitfld.long 0x00 16.--19. " TCMSUP ,Indicates the support for Tightly Coupled Memory (TCM)" "Not supported,Supported,?..."
|
|
bitfld.long 0x00 12.--15. " SHRLEV ,Indicates the number of shareability levels implemented" "Level 1,?..."
|
|
textline " "
|
|
bitfld.long 0x00 8.--11. " OUTMSHR ,Indicates the outermost shareability domain implemented" "Non-cacheable,,,,,,,,,,,,,,,Ignored"
|
|
bitfld.long 0x00 4.--7. " PMSASUP ,Indicates support for a PMSA" "Not supported,,,PMSAv7,?..."
|
|
hgroup.long 0xD54++0x03
|
|
hide.long 0x00 "ID_MMFR1,Memory Model Feature Register 1"
|
|
rgroup.long 0xD58++0x03
|
|
line.long 0x00 "ID_MMFR2,Memory Model Feature Register 2"
|
|
bitfld.long 0x00 24.--27. " WFISTALL ,Indicates the support for Wait For Interrupt (WFI) stalling" "Not supported,Supported,?..."
|
|
rgroup.long 0xD60++0x13
|
|
line.long 0x00 "ID_ISAR0,Instruction Set Attributes Register 0"
|
|
bitfld.long 0x00 24.--27. " DIVIDE ,Indicates the supported divide instructions" "Not supported,SDIV/UDIV,?..."
|
|
bitfld.long 0x00 20.--23. " DEBUG ,Indicates the supported debug instructions" "Not supported,BKPT,?..."
|
|
bitfld.long 0x00 16.--19. " COPROC ,Indicates the supported coprocessor instructions" "Not supported,CDP/LDC/MCR/STC,CDP2/LDC2/MCR2/STC2,MCRR/MRRC,MCRR2/MRRC2,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " CMPBRANCH ,Indicates the supported combined compare and branch instructions" "Not supported,CBNZ/CBZ,?..."
|
|
bitfld.long 0x00 8.--11. " BITFIELD ,Indicates the supported bitfield instructions" "Not supported,BFC/BFI/SBFX/UBFX,?..."
|
|
bitfld.long 0x00 4.--7. " BITCOUNT ,Indicates the supported bit counting instructions" "Not supported,CLZ,?..."
|
|
line.long 0x04 "ID_ISAR1,Instruction Set Attributes Register 1"
|
|
bitfld.long 0x04 24.--27. " INTERWORK ,Indicates the supported Interworking instructions" "Not supported,BX,BX/BLX,?..."
|
|
bitfld.long 0x04 20.--23. " IMMEDIATE ,Indicates the support for data-processing instructions with long immediates" "Not supported,ADDW/MOVW/MOVT/SUBW,?..."
|
|
bitfld.long 0x04 16.--19. " IFTHEN ,Indicates the supported IfThen instructions" "Not supported,IT,?..."
|
|
textline " "
|
|
bitfld.long 0x04 12.--15. " EXTEND ,Indicates the supported Extend instructions" "Not supported,Supported,Supported,?..."
|
|
line.long 0x08 "ID_ISAR2,Instruction Set Attributes Register 2"
|
|
bitfld.long 0x08 24.--27. " REVERSAL ,Indicates the supported reversal instructions" "Not supported,REV/REV16/REVSH,REV/REV16/REVSH/RBIT,?..."
|
|
bitfld.long 0x08 20.--23. " MULTU ,Indicates the supported advanced unsigned multiply instructions" "Not supported,UMULL/UMLAL,UMULL/UMLAL/UMAAL,?..."
|
|
bitfld.long 0x08 16.--19. " MULTS ,Indicates the supported advanced signed multiply instructions" "Not supported,Supported,Supported,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x08 12.--15. " MULT ,Indicates the supported additional multiply instructions" "Not supported,MLA,MLA/MLS,?..."
|
|
bitfld.long 0x08 8.--11. " MULTIACCESSINT ,Indicates the support for multi-access interruptible instructions" "Not supported,LDM/STM restartable,LDM/STM continuable,?..."
|
|
bitfld.long 0x08 4.--7. " MEMHINT ,Indicates the supported memory hint instructions" "Not supported,,,PLD/PLI,?..."
|
|
textline " "
|
|
bitfld.long 0x08 0.--3. " LOADSTORE ,Indicates the supported additional load and store instructions" "Not supported,LDRD/STRD,?..."
|
|
line.long 0x0C "ID_ISAR3,Instruction Set Attributes Register 3"
|
|
bitfld.long 0x0C 24.--27. " TRUENOP ,Indicates the support for a true NOP instruction" "Not supported,Supported,?..."
|
|
bitfld.long 0x0C 20.--23. " THUMBCOPY ,Indicates the supported non flag-setting MOV instructions" "Not supported,Supported,?..."
|
|
bitfld.long 0x0C 16.--19. " TABBRANCH ,Indicates the supported Table Branch instructions" "Not supported,TBB/TBH,?..."
|
|
textline " "
|
|
bitfld.long 0x0C 12.--15. " SYNCHPRIM ,Indicates the supported Table Branch instructions" "Not supported,Supported,Supported,Supported,?..."
|
|
bitfld.long 0x0C 8.--11. " SVC ,Indicates the supported SVC instructions" "Not supported,SVC,?..."
|
|
bitfld.long 0x0C 4.--7. " SIMD ,Indicates the supported SIMD instructions" "Not supported,Supported,,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x0C 0.--3. " SATURATE ,Indicates the supported Saturate instructions" "Not supported,QADD/QDADD/QDSUB/QSUB,?..."
|
|
line.long 0x10 "ID_ISAR4,Instruction Set Attributes Register 4"
|
|
bitfld.long 0x10 24.--27. " PSR_M ,Indicates the supported M profile instructions to modify the PSRs" "Not supported,Supported,?..."
|
|
bitfld.long 0x10 20.--23. " SYNCHPRIMFRAC ,Indicates the supported M profile instructions to modify the PSRs" "Not supported,Supported,Supported,Supported,?..."
|
|
bitfld.long 0x10 16.--19. " BARRIER ,Indicates the supported Barrier instructions" "Not supported,DMB/DSB/ISB,?..."
|
|
textline " "
|
|
bitfld.long 0x10 8.--11. " WRITEBACK ,Indicates the support for writeback addressing modes" "Basic support,Full support,?..."
|
|
bitfld.long 0x10 4.--7. " WITHSHIFTS ,Indicates the support for instructions with shifts" "MOV/shift,Shift LSL 0-3,,Shift other,?..."
|
|
bitfld.long 0x10 0.--3. " UNPRIV ,Indicates the supported unprivileged instructions" "Not supported,LDRBT/LDRT/STRBT/STRT,LDRBT/LDRT/STRBT/STRT/LDRHT/LDRSBT/LDRSHTSTRHT,?..."
|
|
tree.end
|
|
tree "CoreSight Identification Registers"
|
|
width 6.
|
|
rgroup.long 0xFE0++0x0F
|
|
line.long 0x00 "PID0,Peripheral ID0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " Part_Num[7:0] ,Part Number bits[7:0]"
|
|
line.long 0x04 "PID1,Peripheral ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " JEP106ID[3:0] ,JEP106 ID code bits[3:0]"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Part_Num[11:8] ,Part Number bits[11:8]"
|
|
line.long 0x08 "PID2,Peripheral ID2"
|
|
hexmask.long.byte 0x08 4.--7. 1. " Revision ,Revision"
|
|
bitfld.long 0x08 3. " JEDEC ,JEDEC assigned ID fields" "0,JEDEC"
|
|
hexmask.long.byte 0x08 0.--2. 1. " JEP106ID[6:4] ,JEP106 ID code bits[6:4]"
|
|
line.long 0x0c "PID3,Peripheral ID3"
|
|
hexmask.long.byte 0x0C 4.--7. 1. " RevAnd ,Minor revision field"
|
|
hexmask.long.byte 0x0C 0.--3. 1. " CMB ,Customer-modified block"
|
|
rgroup.long 0xFD0++0x03
|
|
line.long 0x00 "PID4,Peripheral Identification Register 4"
|
|
hexmask.long.byte 0x00 4.--7. 1. " Count ,4KB count"
|
|
hexmask.long.byte 0x00 0.--3. 1. " JEP106_CC ,JEP106 continuation code"
|
|
rgroup.long 0xFF0++0x0F
|
|
line.long 0x00 "CID0,Component ID0 (Preamble)"
|
|
line.long 0x04 "CID1,Component ID1"
|
|
hexmask.long.byte 0x04 4.--7. 1. " CC ,Component Class"
|
|
hexmask.long.byte 0x04 0.--3. 1. " Preamble ,Preamble"
|
|
line.long 0x08 "CID2,Component ID2"
|
|
line.long 0x0c "CID3,Component ID3"
|
|
tree.end
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Memory Protection Unit"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 15.
|
|
rgroup.long 0xD90++0x03
|
|
line.long 0x00 "MPU_TYPE,MPU Type Register"
|
|
bitfld.long 0x00 16.--23. " IREGION ,Instruction region" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.long 0x00 8.--15. " DREGION ,Number of regions supported by the MPU" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.long 0x00 0. " SEPARATE ,Indicates support for separate instruction and data address maps" "Not supported,Supported"
|
|
group.long 0xD94++0x03
|
|
line.long 0x00 "MPU_CTRL,MPU Control Register"
|
|
bitfld.long 0x00 2. " PRIVDEFENA ,Enables the default memory map as a background region for privileged access" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " HFNMIENA ,Handlers executing with priority less than 0 access memory with the MPU enabled or with the MPU disabled" "MPU disabled,MPU enabled"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables the MPU" "Disabled,Enabled"
|
|
group.long 0xD98++0x03
|
|
line.long 0x00 "MPU_RNR,MPU Region Number Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " REGION ,Indicates the memory region accessed by MPU_RBAR and MPU_RASR"
|
|
tree.close "MPU regions"
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x0
|
|
group.long 0xD9C++0x03 "Region 0"
|
|
saveout 0xD98 %l 0x0
|
|
line.long 0x00 "MPU_RBAR0,MPU Region Base Address Register 0"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x0
|
|
line.long 0x00 "MPU_RASR0,MPU Region Attribute and Size Register 0"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 0 (not implemented)"
|
|
saveout 0xD98 %l 0x0
|
|
hide.long 0x00 "MPU_RBAR0,MPU Region Base Address Register 0"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x0
|
|
hide.long 0x00 "MPU_RASR0,MPU Region Attribute and Size Register 0"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x1
|
|
group.long 0xD9C++0x03 "Region 1"
|
|
saveout 0xD98 %l 0x1
|
|
line.long 0x00 "MPU_RBAR1,MPU Region Base Address Register 1"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x1
|
|
line.long 0x00 "MPU_RASR1,MPU Region Attribute and Size Register 1"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 1 (not implemented)"
|
|
saveout 0xD98 %l 0x1
|
|
hide.long 0x00 "MPU_RBAR1,MPU Region Base Address Register 1"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x1
|
|
hide.long 0x00 "MPU_RASR1,MPU Region Attribute and Size Register 1"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x2
|
|
group.long 0xD9C++0x03 "Region 2"
|
|
saveout 0xD98 %l 0x2
|
|
line.long 0x00 "MPU_RBAR2,MPU Region Base Address Register 2"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x2
|
|
line.long 0x00 "MPU_RASR2,MPU Region Attribute and Size Register 2"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 2 (not implemented)"
|
|
saveout 0xD98 %l 0x2
|
|
hide.long 0x00 "MPU_RBAR2,MPU Region Base Address Register 2"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x2
|
|
hide.long 0x00 "MPU_RASR2,MPU Region Attribute and Size Register 2"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x3
|
|
group.long 0xD9C++0x03 "Region 3"
|
|
saveout 0xD98 %l 0x3
|
|
line.long 0x00 "MPU_RBAR3,MPU Region Base Address Register 3"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x3
|
|
line.long 0x00 "MPU_RASR3,MPU Region Attribute and Size Register 3"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 3 (not implemented)"
|
|
saveout 0xD98 %l 0x3
|
|
hide.long 0x00 "MPU_RBAR3,MPU Region Base Address Register 3"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x3
|
|
hide.long 0x00 "MPU_RASR3,MPU Region Attribute and Size Register 3"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x4
|
|
group.long 0xD9C++0x03 "Region 4"
|
|
saveout 0xD98 %l 0x4
|
|
line.long 0x00 "MPU_RBAR4,MPU Region Base Address Register 4"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x4
|
|
line.long 0x00 "MPU_RASR4,MPU Region Attribute and Size Register 4"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 4 (not implemented)"
|
|
saveout 0xD98 %l 0x4
|
|
hide.long 0x00 "MPU_RBAR4,MPU Region Base Address Register 4"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x4
|
|
hide.long 0x00 "MPU_RASR4,MPU Region Attribute and Size Register 4"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x5
|
|
group.long 0xD9C++0x03 "Region 5"
|
|
saveout 0xD98 %l 0x5
|
|
line.long 0x00 "MPU_RBAR5,MPU Region Base Address Register 5"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x5
|
|
line.long 0x00 "MPU_RASR5,MPU Region Attribute and Size Register 5"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 5 (not implemented)"
|
|
saveout 0xD98 %l 0x5
|
|
hide.long 0x00 "MPU_RBAR5,MPU Region Base Address Register 5"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x5
|
|
hide.long 0x00 "MPU_RASR5,MPU Region Attribute and Size Register 5"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x6
|
|
group.long 0xD9C++0x03 "Region 6"
|
|
saveout 0xD98 %l 0x6
|
|
line.long 0x00 "MPU_RBAR6,MPU Region Base Address Register 6"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x6
|
|
line.long 0x00 "MPU_RASR6,MPU Region Attribute and Size Register 6"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 6 (not implemented)"
|
|
saveout 0xD98 %l 0x6
|
|
hide.long 0x00 "MPU_RBAR6,MPU Region Base Address Register 6"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x6
|
|
hide.long 0x00 "MPU_RASR6,MPU Region Attribute and Size Register 6"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x7
|
|
group.long 0xD9C++0x03 "Region 7"
|
|
saveout 0xD98 %l 0x7
|
|
line.long 0x00 "MPU_RBAR7,MPU Region Base Address Register 7"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x7
|
|
line.long 0x00 "MPU_RASR7,MPU Region Attribute and Size Register 7"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 7 (not implemented)"
|
|
saveout 0xD98 %l 0x7
|
|
hide.long 0x00 "MPU_RBAR7,MPU Region Base Address Register 7"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x7
|
|
hide.long 0x00 "MPU_RASR7,MPU Region Attribute and Size Register 7"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x8
|
|
group.long 0xD9C++0x03 "Region 8"
|
|
saveout 0xD98 %l 0x8
|
|
line.long 0x00 "MPU_RBAR8,MPU Region Base Address Register 8"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x8
|
|
line.long 0x00 "MPU_RASR8,MPU Region Attribute and Size Register 8"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 8 (not implemented)"
|
|
saveout 0xD98 %l 0x8
|
|
hide.long 0x00 "MPU_RBAR8,MPU Region Base Address Register 8"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x8
|
|
hide.long 0x00 "MPU_RASR8,MPU Region Attribute and Size Register 8"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0x9
|
|
group.long 0xD9C++0x03 "Region 9"
|
|
saveout 0xD98 %l 0x9
|
|
line.long 0x00 "MPU_RBAR9,MPU Region Base Address Register 9"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x9
|
|
line.long 0x00 "MPU_RASR9,MPU Region Attribute and Size Register 9"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 9 (not implemented)"
|
|
saveout 0xD98 %l 0x9
|
|
hide.long 0x00 "MPU_RBAR9,MPU Region Base Address Register 9"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0x9
|
|
hide.long 0x00 "MPU_RASR9,MPU Region Attribute and Size Register 9"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xA
|
|
group.long 0xD9C++0x03 "Region 10"
|
|
saveout 0xD98 %l 0xA
|
|
line.long 0x00 "MPU_RBAR10,MPU Region Base Address Register 10"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xA
|
|
line.long 0x00 "MPU_RASR10,MPU Region Attribute and Size Register 10"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 10 (not implemented)"
|
|
saveout 0xD98 %l 0xA
|
|
hide.long 0x00 "MPU_RBAR10,MPU Region Base Address Register 10"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xA
|
|
hide.long 0x00 "MPU_RASR10,MPU Region Attribute and Size Register 10"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xB
|
|
group.long 0xD9C++0x03 "Region 11"
|
|
saveout 0xD98 %l 0xB
|
|
line.long 0x00 "MPU_RBAR11,MPU Region Base Address Register 11"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xB
|
|
line.long 0x00 "MPU_RASR11,MPU Region Attribute and Size Register 11"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 11 (not implemented)"
|
|
saveout 0xD98 %l 0xB
|
|
hide.long 0x00 "MPU_RBAR11,MPU Region Base Address Register 11"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xB
|
|
hide.long 0x00 "MPU_RASR11,MPU Region Attribute and Size Register 11"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xC
|
|
group.long 0xD9C++0x03 "Region 12"
|
|
saveout 0xD98 %l 0xC
|
|
line.long 0x00 "MPU_RBAR12,MPU Region Base Address Register 12"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xC
|
|
line.long 0x00 "MPU_RASR12,MPU Region Attribute and Size Register 12"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 12 (not implemented)"
|
|
saveout 0xD98 %l 0xC
|
|
hide.long 0x00 "MPU_RBAR12,MPU Region Base Address Register 12"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xC
|
|
hide.long 0x00 "MPU_RASR12,MPU Region Attribute and Size Register 12"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xD
|
|
group.long 0xD9C++0x03 "Region 13"
|
|
saveout 0xD98 %l 0xD
|
|
line.long 0x00 "MPU_RBAR13,MPU Region Base Address Register 13"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xD
|
|
line.long 0x00 "MPU_RASR13,MPU Region Attribute and Size Register 13"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 13 (not implemented)"
|
|
saveout 0xD98 %l 0xD
|
|
hide.long 0x00 "MPU_RBAR13,MPU Region Base Address Register 13"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xD
|
|
hide.long 0x00 "MPU_RASR13,MPU Region Attribute and Size Register 13"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xE
|
|
group.long 0xD9C++0x03 "Region 14"
|
|
saveout 0xD98 %l 0xE
|
|
line.long 0x00 "MPU_RBAR14,MPU Region Base Address Register 14"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xE
|
|
line.long 0x00 "MPU_RASR14,MPU Region Attribute and Size Register 14"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 14 (not implemented)"
|
|
saveout 0xD98 %l 0xE
|
|
hide.long 0x00 "MPU_RBAR14,MPU Region Base Address Register 14"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xE
|
|
hide.long 0x00 "MPU_RASR14,MPU Region Attribute and Size Register 14"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
if ((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xD90)&0xff00)>>8)>0xF
|
|
group.long 0xD9C++0x03 "Region 15"
|
|
saveout 0xD98 %l 0xF
|
|
line.long 0x00 "MPU_RBAR15,MPU Region Base Address Register 15"
|
|
hexmask.long 0x00 5.--31. 0x20 " ADDR ,Base address of the region"
|
|
group.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xF
|
|
line.long 0x00 "MPU_RASR15,MPU Region Attribute and Size Register 15"
|
|
bitfld.long 0x00 28. " XN ,eXecute Never" "Execute,Not execute"
|
|
bitfld.long 0x00 24.--26. " AP ,Data Access Permission" "No access,S:RW U:--,S:RW U:R-,S:RW U:RW,reserved,S:R- U:--,S:R- U:R-,S:R- U:R-"
|
|
bitfld.long 0x00 19.--21. " TEX ,Type Extension Field" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 18. " S ,Shareable Bit" "Not shareable,Shareable"
|
|
bitfld.long 0x00 17. " C ,Cacheable Bit" "Not cacheable,Cacheable"
|
|
bitfld.long 0x00 16. " B ,Bufferable Bit" "Not bufferable,Bufferable"
|
|
textline " "
|
|
bitfld.long 0x00 15. " SRD[7..0] ,Subregion 7 Disable" "0,1"
|
|
bitfld.long 0x00 14. ",Subregion 6 Disable" "0,1"
|
|
bitfld.long 0x00 13. ",Subregion 5 Disable" "0,1"
|
|
bitfld.long 0x00 12. ",Subregion 4 Disable" "0,1"
|
|
bitfld.long 0x00 11. ",Subregion 3 Disable" "0,1"
|
|
bitfld.long 0x00 10. ",Subregion 2 Disable" "0,1"
|
|
bitfld.long 0x00 9. ",Subregion 1 Disabled" "0,1"
|
|
bitfld.long 0x00 8. ",Subregion 0 Disable" "0,1"
|
|
bitfld.long 0x00 1.--5. " SIZE ,Indicates the region size" "-,-,-,-,32 B,64 B,128 B,256 B,512 B,1 kB,2 kB,4 kB,8 kB,16 kB,32 kB,64 kB,128 kB,256 kB,512 kB,1 MB,2 MB,4 MB,8 MB,16 MB,32 MB,64 MB,128 MB,256 MB,512 MB,1 GB,2 GB,4 GB"
|
|
bitfld.long 0x00 0. " ENABLE ,Enables this region" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0xD9C++0x03 "Region 15 (not implemented)"
|
|
saveout 0xD98 %l 0xF
|
|
hide.long 0x00 "MPU_RBAR15,MPU Region Base Address Register 15"
|
|
hgroup.long 0xDA0++0x03
|
|
saveout 0xD98 %l 0xF
|
|
hide.long 0x00 "MPU_RASR15,MPU Region Attribute and Size Register 15"
|
|
textline " "
|
|
textline " "
|
|
endif
|
|
tree.end
|
|
width 0x0b
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Nested Vectored Interrupt Controller"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 6.
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "ICTR,Interrupt Controller Type Register"
|
|
bitfld.long 0x00 0.--3. " INTLINESNUM ,Total Number of Interrupt" "0-32,33-64,65-96,97-128,129-160,161-192,193-224,225-240,?..."
|
|
tree "Interrupt Enable Registers"
|
|
width 23.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x100++0x7
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x100++0x0B
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x100++0x0F
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x100++0x13
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x100++0x17
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x100++0x1B
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " ENA223 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " ENA222 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " ENA221 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " ENA220 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " ENA219 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " ENA218 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " ENA217 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " ENA216 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " ENA215 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " ENA214 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " ENA213 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " ENA212 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " ENA211 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " ENA210 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " ENA209 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " ENA208 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " ENA207 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " ENA206 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " ENA205 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " ENA204 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " ENA203 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " ENA202 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " ENA201 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " ENA200 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " ENA199 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " ENA198 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " ENA197 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " ENA196 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " ENA195 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " ENA194 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " ENA193 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " ENA192 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x100++0x1F
|
|
line.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " ENA31 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " ENA30 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " ENA29 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " ENA28 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " ENA27 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " ENA26 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " ENA25 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " ENA24 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " ENA23 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " ENA22 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " ENA21 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " ENA20 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " ENA19 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " ENA18 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " ENA17 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " ENA16 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " ENA15 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " ENA14 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " ENA13 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " ENA12 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " ENA11 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " ENA10 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " ENA9 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " ENA8 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " ENA7 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " ENA6 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " ENA5 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " ENA4 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " ENA3 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " ENA2 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " ENA1 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " ENA0 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " ENA63 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " ENA62 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " ENA61 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " ENA60 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " ENA59 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " ENA58 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " ENA57 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " ENA56 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " ENA55 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " ENA54 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " ENA53 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " ENA52 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " ENA51 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " ENA50 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " ENA49 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " ENA48 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " ENA47 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " ENA46 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " ENA45 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " ENA44 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " ENA43 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " ENA42 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " ENA41 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " ENA40 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " ENA39 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " ENA38 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " ENA37 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " ENA36 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " ENA35 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " ENA34 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " ENA33 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " ENA32 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " ENA95 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " ENA94 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " ENA93 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " ENA92 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " ENA91 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " ENA90 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " ENA89 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " ENA88 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " ENA87 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " ENA86 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " ENA85 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " ENA84 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " ENA83 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " ENA82 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " ENA81 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " ENA80 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " ENA79 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " ENA78 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " ENA77 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " ENA76 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " ENA75 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " ENA74 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " ENA73 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " ENA72 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " ENA71 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " ENA70 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " ENA69 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " ENA68 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " ENA67 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " ENA66 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " ENA65 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " ENA64 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " ENA127 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " ENA126 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " ENA125 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " ENA124 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " ENA123 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " ENA122 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " ENA121 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " ENA120 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " ENA119 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " ENA118 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " ENA117 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " ENA116 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " ENA115 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " ENA114 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " ENA113 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " ENA112 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " ENA111 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " ENA110 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " ENA109 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " ENA108 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " ENA107 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " ENA106 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " ENA105 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " ENA104 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " ENA103 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " ENA102 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " ENA101 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " ENA100 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " ENA99 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " ENA98 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " ENA97 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " ENA96 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " ENA159 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " ENA158 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " ENA157 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " ENA156 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " ENA155 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " ENA154 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " ENA153 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " ENA152 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " ENA151 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " ENA150 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " ENA149 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " ENA148 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " ENA147 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " ENA146 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " ENA145 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " ENA144 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " ENA143 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " ENA142 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " ENA141 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " ENA140 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " ENA139 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " ENA138 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " ENA137 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " ENA136 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " ENA135 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " ENA134 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " ENA133 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " ENA132 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " ENA131 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " ENA130 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " ENA129 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " ENA128 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " ENA191 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " ENA190 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " ENA189 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " ENA188 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " ENA187 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " ENA186 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " ENA185 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " ENA184 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " ENA183 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " ENA182 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " ENA181 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " ENA180 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " ENA179 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " ENA178 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " ENA177 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " ENA176 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " ENA175 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " ENA174 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " ENA173 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " ENA172 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " ENA171 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " ENA170 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " ENA169 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " ENA168 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " ENA167 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " ENA166 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " ENA165 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " ENA164 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " ENA163 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " ENA162 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " ENA161 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " ENA160 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " ENA223 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " ENA222 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " ENA221 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " ENA220 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " ENA219 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " ENA218 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " ENA217 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " ENA216 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " ENA215 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " ENA214 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " ENA213 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " ENA212 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " ENA211 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " ENA210 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " ENA209 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " ENA208 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " ENA207 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " ENA206 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " ENA205 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " ENA204 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " ENA203 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " ENA202 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " ENA201 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " ENA200 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " ENA199 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " ENA198 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " ENA197 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " ENA196 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " ENA195 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " ENA194 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " ENA193 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " ENA192 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
line.long 0x1c "IRQ224_239_EN_SET/CLR,Interrupt Enable Register"
|
|
setclrfld.long 0x1c 15. 0x1c 15. 0x9c 15. " ENA239 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 14. 0x1c 14. 0x9c 14. " ENA238 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 13. 0x1c 13. 0x9c 13. " ENA237 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 12. 0x1c 12. 0x9c 12. " ENA236 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 11. 0x1c 11. 0x9c 11. " ENA235 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 10. 0x1c 10. 0x9c 10. " ENA234 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x1c 9. 0x1c 9. 0x9c 9. " ENA233 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 8. 0x1c 8. 0x9c 8. " ENA232 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 7. 0x1c 7. 0x9c 7. " ENA231 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 6. 0x1c 6. 0x9c 6. " ENA230 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 5. 0x1c 5. 0x9c 5. " ENA229 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 4. 0x1c 4. 0x9c 4. " ENA228 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
textline " "
|
|
setclrfld.long 0x1c 3. 0x1c 3. 0x9c 3. " ENA227 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 2. 0x1c 2. 0x9c 2. " ENA226 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 1. 0x1c 1. 0x9c 1. " ENA225 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
setclrfld.long 0x1c 0. 0x1c 0. 0x9c 0. " ENA224 ,Interrupt Set/Clear Enable Bit" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x100++0x1F
|
|
hide.long 0x00 "IRQ0_31_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x04 "IRQ32_63_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x08 "IRQ64_95_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x0c "IRQ96_127_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x10 "IRQ128_159_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x14 "IRQ160_191_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x18 "IRQ192_223_EN_SET/CLR,Interrupt Enable Register"
|
|
hide.long 0x1c "IRQ224_239_EN_SET/CLR,Interrupt Enable Register"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Pending Registers"
|
|
width 23.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x200++0x03
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x200++0x07
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x200++0x0B
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x200++0x13
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x200++0x17
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x200++0x1B
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " PEN223 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " PEN222 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " PEN221 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " PEN220 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " PEN219 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " PEN218 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " PEN217 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " PEN216 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " PEN215 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " PEN214 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " PEN213 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " PEN212 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " PEN211 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " PEN210 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " PEN209 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " PEN208 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " PEN207 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " PEN206 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " PEN205 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " PEN204 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " PEN203 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " PEN202 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " PEN201 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " PEN200 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " PEN199 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " PEN198 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " PEN197 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " PEN196 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " PEN195 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " PEN194 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " PEN193 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " PEN192 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x200++0x1F
|
|
line.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x00 31. 0x00 31. 0x80 31. " PEN31 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 30. 0x00 30. 0x80 30. " PEN30 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 29. 0x00 29. 0x80 29. " PEN29 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 28. 0x00 28. 0x80 28. " PEN28 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 27. 0x00 27. 0x80 27. " PEN27 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 26. 0x00 26. 0x80 26. " PEN26 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 25. 0x00 25. 0x80 25. " PEN25 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 24. 0x00 24. 0x80 24. " PEN24 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 23. 0x00 23. 0x80 23. " PEN23 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 22. 0x00 22. 0x80 22. " PEN22 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 21. 0x00 21. 0x80 21. " PEN21 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 20. 0x00 20. 0x80 20. " PEN20 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 19. 0x00 19. 0x80 19. " PEN19 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 18. 0x00 18. 0x80 18. " PEN18 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 17. 0x00 17. 0x80 17. " PEN17 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 16. 0x00 16. 0x80 16. " PEN16 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 15. 0x00 15. 0x80 15. " PEN15 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 14. 0x00 14. 0x80 14. " PEN14 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 13. 0x00 13. 0x80 13. " PEN13 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 12. 0x00 12. 0x80 12. " PEN12 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 11. 0x00 11. 0x80 11. " PEN11 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 10. 0x00 10. 0x80 10. " PEN10 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 9. 0x00 9. 0x80 9. " PEN9 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x80 8. " PEN8 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 7. 0x00 7. 0x80 7. " PEN7 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 6. 0x00 6. 0x80 6. " PEN6 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 5. 0x00 5. 0x80 5. " PEN5 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 4. 0x00 4. 0x80 4. " PEN4 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 3. 0x00 3. 0x80 3. " PEN3 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 2. 0x00 2. 0x80 2. " PEN2 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x00 1. 0x00 1. 0x80 1. " PEN1 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x00 0. 0x00 0. 0x80 0. " PEN0 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x04 31. 0x04 31. 0x84 31. " PEN63 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 30. 0x04 30. 0x84 30. " PEN62 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 29. 0x04 29. 0x84 29. " PEN61 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 28. 0x04 28. 0x84 28. " PEN60 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 27. 0x04 27. 0x84 27. " PEN59 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 26. 0x04 26. 0x84 26. " PEN58 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 25. 0x04 25. 0x84 25. " PEN57 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 24. 0x04 24. 0x84 24. " PEN56 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 23. 0x04 23. 0x84 23. " PEN55 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 22. 0x04 22. 0x84 22. " PEN54 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 21. 0x04 21. 0x84 21. " PEN53 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 20. 0x04 20. 0x84 20. " PEN52 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 19. 0x04 19. 0x84 19. " PEN51 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 18. 0x04 18. 0x84 18. " PEN50 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 17. 0x04 17. 0x84 17. " PEN49 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 16. 0x04 16. 0x84 16. " PEN48 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 15. 0x04 15. 0x84 15. " PEN47 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 14. 0x04 14. 0x84 14. " PEN46 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 13. 0x04 13. 0x84 13. " PEN45 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 12. 0x04 12. 0x84 12. " PEN44 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 11. 0x04 11. 0x84 11. " PEN43 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 10. 0x04 10. 0x84 10. " PEN42 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 9. 0x04 9. 0x84 9. " PEN41 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x84 8. " PEN40 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 7. 0x04 7. 0x84 7. " PEN39 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 6. 0x04 6. 0x84 6. " PEN38 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 5. 0x04 5. 0x84 5. " PEN37 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 4. 0x04 4. 0x84 4. " PEN36 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 3. 0x04 3. 0x84 3. " PEN35 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 2. 0x04 2. 0x84 2. " PEN34 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x04 1. 0x04 1. 0x84 1. " PEN33 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x04 0. 0x04 0. 0x84 0. " PEN32 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x08 31. 0x08 31. 0x88 31. " PEN95 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 30. 0x08 30. 0x88 30. " PEN94 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 29. 0x08 29. 0x88 29. " PEN93 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 28. 0x08 28. 0x88 28. " PEN92 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 27. 0x08 27. 0x88 27. " PEN91 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 26. 0x08 26. 0x88 26. " PEN90 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 25. 0x08 25. 0x88 25. " PEN89 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 24. 0x08 24. 0x88 24. " PEN88 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 23. 0x08 23. 0x88 23. " PEN87 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 22. 0x08 22. 0x88 22. " PEN86 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 21. 0x08 21. 0x88 21. " PEN85 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 20. 0x08 20. 0x88 20. " PEN84 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 19. 0x08 19. 0x88 19. " PEN83 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 18. 0x08 18. 0x88 18. " PEN82 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 17. 0x08 17. 0x88 17. " PEN81 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 16. 0x08 16. 0x88 16. " PEN80 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 15. 0x08 15. 0x88 15. " PEN79 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 14. 0x08 14. 0x88 14. " PEN78 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 13. 0x08 13. 0x88 13. " PEN77 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 12. 0x08 12. 0x88 12. " PEN76 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 11. 0x08 11. 0x88 11. " PEN75 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 10. 0x08 10. 0x88 10. " PEN74 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 9. 0x08 9. 0x88 9. " PEN73 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 8. 0x08 8. 0x88 8. " PEN72 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 7. 0x08 7. 0x88 7. " PEN71 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 6. 0x08 6. 0x88 6. " PEN70 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 5. 0x08 5. 0x88 5. " PEN69 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 4. 0x08 4. 0x88 4. " PEN68 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 3. 0x08 3. 0x88 3. " PEN67 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 2. 0x08 2. 0x88 2. " PEN66 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x08 1. 0x08 1. 0x88 1. " PEN65 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x08 0. 0x08 0. 0x88 0. " PEN64 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x0c 31. 0x0c 31. 0x8c 31. " PEN127 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 30. 0x0c 30. 0x8c 30. " PEN126 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 29. 0x0c 29. 0x8c 29. " PEN125 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 28. 0x0c 28. 0x8c 28. " PEN124 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 27. 0x0c 27. 0x8c 27. " PEN123 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 26. 0x0c 26. 0x8c 26. " PEN122 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 25. 0x0c 25. 0x8c 25. " PEN121 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 24. 0x0c 24. 0x8c 24. " PEN120 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 23. 0x0c 23. 0x8c 23. " PEN119 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 22. 0x0c 22. 0x8c 22. " PEN118 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 21. 0x0c 21. 0x8c 21. " PEN117 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 20. 0x0c 20. 0x8c 20. " PEN116 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 19. 0x0c 19. 0x8c 19. " PEN115 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 18. 0x0c 18. 0x8c 18. " PEN114 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 17. 0x0c 17. 0x8c 17. " PEN113 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 16. 0x0c 16. 0x8c 16. " PEN112 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 15. 0x0c 15. 0x8c 15. " PEN111 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 14. 0x0c 14. 0x8c 14. " PEN110 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 13. 0x0c 13. 0x8c 13. " PEN109 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 12. 0x0c 12. 0x8c 12. " PEN108 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 11. 0x0c 11. 0x8c 11. " PEN107 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 10. 0x0c 10. 0x8c 10. " PEN106 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 9. 0x0c 9. 0x8c 9. " PEN105 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 8. 0x0c 8. 0x8c 8. " PEN104 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 7. 0x0c 7. 0x8c 7. " PEN103 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 6. 0x0c 6. 0x8c 6. " PEN102 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 5. 0x0c 5. 0x8c 5. " PEN101 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 4. 0x0c 4. 0x8c 4. " PEN100 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 3. 0x0c 3. 0x8c 3. " PEN99 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 2. 0x0c 2. 0x8c 2. " PEN98 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x0c 1. 0x0c 1. 0x8c 1. " PEN97 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x0c 0. 0x0c 0. 0x8c 0. " PEN96 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x10 31. 0x10 31. 0x90 31. " PEN159 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 30. 0x10 30. 0x90 30. " PEN158 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 29. 0x10 29. 0x90 29. " PEN157 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 28. 0x10 28. 0x90 28. " PEN156 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 27. 0x10 27. 0x90 27. " PEN155 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 26. 0x10 26. 0x90 26. " PEN154 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 25. 0x10 25. 0x90 25. " PEN153 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 24. 0x10 24. 0x90 24. " PEN152 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 23. 0x10 23. 0x90 23. " PEN151 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 22. 0x10 22. 0x90 22. " PEN150 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 21. 0x10 21. 0x90 21. " PEN149 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 20. 0x10 20. 0x90 20. " PEN148 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 19. 0x10 19. 0x90 19. " PEN147 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 18. 0x10 18. 0x90 18. " PEN146 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 17. 0x10 17. 0x90 17. " PEN145 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 16. 0x10 16. 0x90 16. " PEN144 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 15. 0x10 15. 0x90 15. " PEN143 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 14. 0x10 14. 0x90 14. " PEN142 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 13. 0x10 13. 0x90 13. " PEN141 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 12. 0x10 12. 0x90 12. " PEN140 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 11. 0x10 11. 0x90 11. " PEN139 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 10. 0x10 10. 0x90 10. " PEN138 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 9. 0x10 9. 0x90 9. " PEN137 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 8. 0x10 8. 0x90 8. " PEN136 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 7. 0x10 7. 0x90 7. " PEN135 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 6. 0x10 6. 0x90 6. " PEN134 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 5. 0x10 5. 0x90 5. " PEN133 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 4. 0x10 4. 0x90 4. " PEN132 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 3. 0x10 3. 0x90 3. " PEN131 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 2. 0x10 2. 0x90 2. " PEN130 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x10 1. 0x10 1. 0x90 1. " PEN129 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x10 0. 0x10 0. 0x90 0. " PEN128 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x14 31. 0x14 31. 0x94 31. " PEN191 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 30. 0x14 30. 0x94 30. " PEN190 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 29. 0x14 29. 0x94 29. " PEN189 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 28. 0x14 28. 0x94 28. " PEN188 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 27. 0x14 27. 0x94 27. " PEN187 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 26. 0x14 26. 0x94 26. " PEN186 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 25. 0x14 25. 0x94 25. " PEN185 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 24. 0x14 24. 0x94 24. " PEN184 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 23. 0x14 23. 0x94 23. " PEN183 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 22. 0x14 22. 0x94 22. " PEN182 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 21. 0x14 21. 0x94 21. " PEN181 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 20. 0x14 20. 0x94 20. " PEN180 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 19. 0x14 19. 0x94 19. " PEN179 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 18. 0x14 18. 0x94 18. " PEN178 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 17. 0x14 17. 0x94 17. " PEN177 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 16. 0x14 16. 0x94 16. " PEN176 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 15. 0x14 15. 0x94 15. " PEN175 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 14. 0x14 14. 0x94 14. " PEN174 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 13. 0x14 13. 0x94 13. " PEN173 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 12. 0x14 12. 0x94 12. " PEN172 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 11. 0x14 11. 0x94 11. " PEN171 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 10. 0x14 10. 0x94 10. " PEN170 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 9. 0x14 9. 0x94 9. " PEN169 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 8. 0x14 8. 0x94 8. " PEN168 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 7. 0x14 7. 0x94 7. " PEN167 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 6. 0x14 6. 0x94 6. " PEN166 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 5. 0x14 5. 0x94 5. " PEN165 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 4. 0x14 4. 0x94 4. " PEN164 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 3. 0x14 3. 0x94 3. " PEN163 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 2. 0x14 2. 0x94 2. " PEN162 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x14 1. 0x14 1. 0x94 1. " PEN161 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x14 0. 0x14 0. 0x94 0. " PEN160 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x18 31. 0x18 31. 0x98 31. " PEN223 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 30. 0x18 30. 0x98 30. " PEN222 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 29. 0x18 29. 0x98 29. " PEN221 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 28. 0x18 28. 0x98 28. " PEN220 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 27. 0x18 27. 0x98 27. " PEN219 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 26. 0x18 26. 0x98 26. " PEN218 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 25. 0x18 25. 0x98 25. " PEN217 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 24. 0x18 24. 0x98 24. " PEN216 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 23. 0x18 23. 0x98 23. " PEN215 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 22. 0x18 22. 0x98 22. " PEN214 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 21. 0x18 21. 0x98 21. " PEN213 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 20. 0x18 20. 0x98 20. " PEN212 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 19. 0x18 19. 0x98 19. " PEN211 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 18. 0x18 18. 0x98 18. " PEN210 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 17. 0x18 17. 0x98 17. " PEN209 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 16. 0x18 16. 0x98 16. " PEN208 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 15. 0x18 15. 0x98 15. " PEN207 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 14. 0x18 14. 0x98 14. " PEN206 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 13. 0x18 13. 0x98 13. " PEN205 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 12. 0x18 12. 0x98 12. " PEN204 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 11. 0x18 11. 0x98 11. " PEN203 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 10. 0x18 10. 0x98 10. " PEN202 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 9. 0x18 9. 0x98 9. " PEN201 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 8. 0x18 8. 0x98 8. " PEN200 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 7. 0x18 7. 0x98 7. " PEN199 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 6. 0x18 6. 0x98 6. " PEN198 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 5. 0x18 5. 0x98 5. " PEN197 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 4. 0x18 4. 0x98 4. " PEN196 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 3. 0x18 3. 0x98 3. " PEN195 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 2. 0x18 2. 0x98 2. " PEN194 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x18 1. 0x18 1. 0x98 1. " PEN193 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x18 0. 0x18 0. 0x98 0. " PEN192 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
line.long 0x1c "IRQ224_239_PEN_SET/CLR,Interrupt Pending Register"
|
|
setclrfld.long 0x1c 15. 0x1c 15. 0x9c 15. " PEN239 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 14. 0x1c 14. 0x9c 14. " PEN238 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 13. 0x1c 13. 0x9c 13. " PEN237 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 12. 0x1c 12. 0x9c 12. " PEN236 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 11. 0x1c 11. 0x9c 11. " PEN235 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 10. 0x1c 10. 0x9c 10. " PEN234 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x1c 9. 0x1c 9. 0x9c 9. " PEN233 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 8. 0x1c 8. 0x9c 8. " PEN232 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 7. 0x1c 7. 0x9c 7. " PEN231 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 6. 0x1c 6. 0x9c 6. " PEN230 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 5. 0x1c 5. 0x9c 5. " PEN229 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 4. 0x1c 4. 0x9c 4. " PEN228 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
textline " "
|
|
setclrfld.long 0x1c 3. 0x1c 3. 0x9c 3. " PEN227 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 2. 0x1c 2. 0x9c 2. " PEN226 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 1. 0x1c 1. 0x9c 1. " PEN225 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
setclrfld.long 0x1c 0. 0x1c 0. 0x9c 0. " PEN224 ,Interrupt Set/Clear Pending" "Not pending,Pending"
|
|
else
|
|
hgroup.long 0x200++0x1F
|
|
hide.long 0x00 "IRQ0_31_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x04 "IRQ32_63_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x08 "IRQ64_95_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x0c "IRQ96_127_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x10 "IRQ128_159_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x14 "IRQ160_191_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x18 "IRQ192_223_PEN_SET/CLR,Interrupt Pending Register"
|
|
hide.long 0x1c "IRQ224_239_PEN_SET/CLR,Interrupt Pending Register"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Active Bit Registers"
|
|
width 9.
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
rgroup.long 0x300++0x03
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
rgroup.long 0x300++0x07
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
rgroup.long 0x300++0x0B
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
rgroup.long 0x300++0x0F
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
rgroup.long 0x300++0x13
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
rgroup.long 0x300++0x17
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
rgroup.long 0x300++0x1B
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
bitfld.long 0x18 31. " ACTIVE223 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 30. " ACTIVE222 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 29. " ACTIVE221 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 28. " ACTIVE220 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 27. " ACTIVE219 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 26. " ACTIVE218 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 25. " ACTIVE217 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 24. " ACTIVE216 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 23. " ACTIVE215 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 22. " ACTIVE214 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 21. " ACTIVE213 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 20. " ACTIVE212 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 19. " ACTIVE211 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 18. " ACTIVE210 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 17. " ACTIVE209 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 16. " ACTIVE208 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 15. " ACTIVE207 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 14. " ACTIVE206 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 13. " ACTIVE205 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 12. " ACTIVE204 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 11. " ACTIVE203 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 10. " ACTIVE202 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 9. " ACTIVE201 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 8. " ACTIVE200 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 7. " ACTIVE199 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 6. " ACTIVE198 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 5. " ACTIVE197 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 4. " ACTIVE196 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 3. " ACTIVE195 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 2. " ACTIVE194 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 1. " ACTIVE193 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 0. " ACTIVE192 ,Interrupt Active Flag" "Not active,Active"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
rgroup.long 0x300++0x1F
|
|
line.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
bitfld.long 0x00 31. " ACTIVE31 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 30. " ACTIVE30 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 29. " ACTIVE29 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 28. " ACTIVE28 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 27. " ACTIVE27 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 26. " ACTIVE26 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ACTIVE25 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 24. " ACTIVE24 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 23. " ACTIVE23 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 22. " ACTIVE22 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 21. " ACTIVE21 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 20. " ACTIVE20 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 19. " ACTIVE19 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 18. " ACTIVE18 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 17. " ACTIVE17 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 16. " ACTIVE16 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 15. " ACTIVE15 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 14. " ACTIVE14 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 13. " ACTIVE13 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 12. " ACTIVE12 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 11. " ACTIVE11 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 10. " ACTIVE10 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 9. " ACTIVE9 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 8. " ACTIVE8 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 7. " ACTIVE7 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 6. " ACTIVE6 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 5. " ACTIVE5 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 4. " ACTIVE4 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 3. " ACTIVE3 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 2. " ACTIVE2 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x00 1. " ACTIVE1 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x00 0. " ACTIVE0 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
bitfld.long 0x04 31. " ACTIVE63 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 30. " ACTIVE62 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 29. " ACTIVE61 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 28. " ACTIVE60 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 27. " ACTIVE59 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 26. " ACTIVE58 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 25. " ACTIVE57 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 24. " ACTIVE56 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 23. " ACTIVE55 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 22. " ACTIVE54 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 21. " ACTIVE53 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 20. " ACTIVE52 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 19. " ACTIVE51 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 18. " ACTIVE50 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 17. " ACTIVE49 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 16. " ACTIVE48 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 15. " ACTIVE47 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 14. " ACTIVE46 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 13. " ACTIVE45 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 12. " ACTIVE44 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 11. " ACTIVE43 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 10. " ACTIVE42 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 9. " ACTIVE41 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 8. " ACTIVE40 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 7. " ACTIVE39 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 6. " ACTIVE38 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 5. " ACTIVE37 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 4. " ACTIVE36 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 3. " ACTIVE35 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 2. " ACTIVE34 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x04 1. " ACTIVE33 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x04 0. " ACTIVE32 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
bitfld.long 0x08 31. " ACTIVE95 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 30. " ACTIVE94 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 29. " ACTIVE93 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 28. " ACTIVE92 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 27. " ACTIVE91 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 26. " ACTIVE90 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 25. " ACTIVE89 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 24. " ACTIVE88 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 23. " ACTIVE87 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 22. " ACTIVE86 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 21. " ACTIVE85 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 20. " ACTIVE84 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 19. " ACTIVE83 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 18. " ACTIVE82 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 17. " ACTIVE81 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 16. " ACTIVE80 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 15. " ACTIVE79 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 14. " ACTIVE78 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 13. " ACTIVE77 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 12. " ACTIVE76 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 11. " ACTIVE75 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 10. " ACTIVE74 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 9. " ACTIVE73 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 8. " ACTIVE72 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 7. " ACTIVE71 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 6. " ACTIVE70 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 5. " ACTIVE69 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 4. " ACTIVE68 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 3. " ACTIVE67 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 2. " ACTIVE66 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x08 1. " ACTIVE65 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x08 0. " ACTIVE64 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
bitfld.long 0x0c 31. " ACTIVE127 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 30. " ACTIVE126 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 29. " ACTIVE125 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 28. " ACTIVE124 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 27. " ACTIVE123 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 26. " ACTIVE122 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 25. " ACTIVE121 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 24. " ACTIVE120 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 23. " ACTIVE119 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 22. " ACTIVE118 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 21. " ACTIVE117 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 20. " ACTIVE116 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 19. " ACTIVE115 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 18. " ACTIVE114 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 17. " ACTIVE113 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 16. " ACTIVE112 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 15. " ACTIVE111 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 14. " ACTIVE110 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 13. " ACTIVE109 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 12. " ACTIVE108 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 11. " ACTIVE107 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 10. " ACTIVE106 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 9. " ACTIVE105 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 8. " ACTIVE104 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 7. " ACTIVE103 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 6. " ACTIVE102 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 5. " ACTIVE101 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 4. " ACTIVE100 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 3. " ACTIVE99 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 2. " ACTIVE98 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x0c 1. " ACTIVE97 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x0c 0. " ACTIVE96 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
bitfld.long 0x10 31. " ACTIVE159 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 30. " ACTIVE158 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 29. " ACTIVE157 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 28. " ACTIVE156 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 27. " ACTIVE155 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 26. " ACTIVE154 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 25. " ACTIVE153 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 24. " ACTIVE152 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 23. " ACTIVE151 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 22. " ACTIVE150 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 21. " ACTIVE149 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 20. " ACTIVE148 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 19. " ACTIVE147 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 18. " ACTIVE146 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 17. " ACTIVE145 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 16. " ACTIVE144 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 15. " ACTIVE143 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 14. " ACTIVE142 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 13. " ACTIVE141 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 12. " ACTIVE140 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 11. " ACTIVE139 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 10. " ACTIVE138 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 9. " ACTIVE137 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 8. " ACTIVE136 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 7. " ACTIVE135 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 6. " ACTIVE134 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 5. " ACTIVE133 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 4. " ACTIVE132 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 3. " ACTIVE131 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 2. " ACTIVE130 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x10 1. " ACTIVE129 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x10 0. " ACTIVE128 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
bitfld.long 0x14 31. " ACTIVE191 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 30. " ACTIVE190 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 29. " ACTIVE189 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 28. " ACTIVE188 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 27. " ACTIVE187 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 26. " ACTIVE186 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 25. " ACTIVE185 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 24. " ACTIVE184 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 23. " ACTIVE183 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 22. " ACTIVE182 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 21. " ACTIVE181 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 20. " ACTIVE180 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 19. " ACTIVE179 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 18. " ACTIVE178 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 17. " ACTIVE177 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 16. " ACTIVE176 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 15. " ACTIVE175 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 14. " ACTIVE174 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 13. " ACTIVE173 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 12. " ACTIVE172 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 11. " ACTIVE171 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 10. " ACTIVE170 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 9. " ACTIVE169 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 8. " ACTIVE168 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 7. " ACTIVE167 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 6. " ACTIVE166 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 5. " ACTIVE165 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 4. " ACTIVE164 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 3. " ACTIVE163 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 2. " ACTIVE162 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x14 1. " ACTIVE161 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x14 0. " ACTIVE160 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
bitfld.long 0x18 31. " ACTIVE223 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 30. " ACTIVE222 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 29. " ACTIVE221 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 28. " ACTIVE220 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 27. " ACTIVE219 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 26. " ACTIVE218 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 25. " ACTIVE217 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 24. " ACTIVE216 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 23. " ACTIVE215 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 22. " ACTIVE214 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 21. " ACTIVE213 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 20. " ACTIVE212 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 19. " ACTIVE211 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 18. " ACTIVE210 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 17. " ACTIVE209 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 16. " ACTIVE208 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 15. " ACTIVE207 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 14. " ACTIVE206 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 13. " ACTIVE205 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 12. " ACTIVE204 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 11. " ACTIVE203 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 10. " ACTIVE202 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 9. " ACTIVE201 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 8. " ACTIVE200 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 7. " ACTIVE199 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 6. " ACTIVE198 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 5. " ACTIVE197 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 4. " ACTIVE196 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 3. " ACTIVE195 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 2. " ACTIVE194 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x18 1. " ACTIVE193 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x18 0. " ACTIVE192 ,Interrupt Active Flag" "Not active,Active"
|
|
line.long 0x1c "ACTIVE8,Active Bit Register 8"
|
|
bitfld.long 0x1c 15. " ACTIVE239 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 14. " ACTIVE238 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 13. " ACTIVE237 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 12. " ACTIVE236 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 11. " ACTIVE235 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 10. " ACTIVE234 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x1c 9. " ACTIVE233 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 8. " ACTIVE232 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 7. " ACTIVE231 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 6. " ACTIVE230 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 5. " ACTIVE229 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 4. " ACTIVE228 ,Interrupt Active Flag" "Not active,Active"
|
|
textline " "
|
|
bitfld.long 0x1c 3. " ACTIVE227 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 2. " ACTIVE226 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 1. " ACTIVE225 ,Interrupt Active Flag" "Not active,Active"
|
|
bitfld.long 0x1c 0. " ACTIVE224 ,Interrupt Active Flag" "Not active,Active"
|
|
else
|
|
hgroup.long 0x300++0x1F
|
|
hide.long 0x00 "ACTIVE1,Active Bit Register 1"
|
|
hide.long 0x04 "ACTIVE2,Active Bit Register 2"
|
|
hide.long 0x08 "ACTIVE3,Active Bit Register 3"
|
|
hide.long 0x0c "ACTIVE4,Active Bit Register 4"
|
|
hide.long 0x10 "ACTIVE5,Active Bit Register 5"
|
|
hide.long 0x14 "ACTIVE6,Active Bit Register 6"
|
|
hide.long 0x18 "ACTIVE7,Active Bit Register 7"
|
|
hide.long 0x1c "ACTIVE8,Active Bit Register 8"
|
|
endif
|
|
tree.end
|
|
tree "Interrupt Priority Registers"
|
|
if (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x00)
|
|
group.long 0x400++0x1F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x01)
|
|
group.long 0x400++0x3F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x02)
|
|
group.long 0x400++0x5F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x03)
|
|
group.long 0x400++0x7F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x04)
|
|
group.long 0x400++0x9F
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x05)
|
|
group.long 0x400++0xBF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x06)
|
|
group.long 0x400++0xDF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
line.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC0 24.--31. 1. " PRI_195 ,Interrupt 195 Priority"
|
|
hexmask.long.byte 0xC0 16.--23. 1. " PRI_194 ,Interrupt 194 Priority"
|
|
hexmask.long.byte 0xC0 8.--15. 1. " PRI_193 ,Interrupt 193 Priority"
|
|
hexmask.long.byte 0xC0 0.--7. 1. " PRI_192 ,Interrupt 192 Priority"
|
|
line.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC4 24.--31. 1. " PRI_199 ,Interrupt 199 Priority"
|
|
hexmask.long.byte 0xC4 16.--23. 1. " PRI_198 ,Interrupt 198 Priority"
|
|
hexmask.long.byte 0xC4 8.--15. 1. " PRI_197 ,Interrupt 197 Priority"
|
|
hexmask.long.byte 0xC4 0.--7. 1. " PRI_196 ,Interrupt 196 Priority"
|
|
line.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC8 24.--31. 1. " PRI_203 ,Interrupt 203 Priority"
|
|
hexmask.long.byte 0xC8 16.--23. 1. " PRI_202 ,Interrupt 202 Priority"
|
|
hexmask.long.byte 0xC8 8.--15. 1. " PRI_201 ,Interrupt 201 Priority"
|
|
hexmask.long.byte 0xC8 0.--7. 1. " PRI_200 ,Interrupt 200 Priority"
|
|
line.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hexmask.long.byte 0xCC 24.--31. 1. " PRI_207 ,Interrupt 207 Priority"
|
|
hexmask.long.byte 0xCC 16.--23. 1. " PRI_206 ,Interrupt 206 Priority"
|
|
hexmask.long.byte 0xCC 8.--15. 1. " PRI_205 ,Interrupt 205 Priority"
|
|
hexmask.long.byte 0xCC 0.--7. 1. " PRI_204 ,Interrupt 204 Priority"
|
|
line.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD0 24.--31. 1. " PRI_211 ,Interrupt 211 Priority"
|
|
hexmask.long.byte 0xD0 16.--23. 1. " PRI_210 ,Interrupt 210 Priority"
|
|
hexmask.long.byte 0xD0 8.--15. 1. " PRI_209 ,Interrupt 209 Priority"
|
|
hexmask.long.byte 0xD0 0.--7. 1. " PRI_208 ,Interrupt 208 Priority"
|
|
line.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD4 24.--31. 1. " PRI_215 ,Interrupt 215 Priority"
|
|
hexmask.long.byte 0xD4 16.--23. 1. " PRI_214 ,Interrupt 214 Priority"
|
|
hexmask.long.byte 0xD4 8.--15. 1. " PRI_213 ,Interrupt 213 Priority"
|
|
hexmask.long.byte 0xD4 0.--7. 1. " PRI_212 ,Interrupt 212 Priority"
|
|
line.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD8 24.--31. 1. " PRI_219 ,Interrupt 219 Priority"
|
|
hexmask.long.byte 0xD8 16.--23. 1. " PRI_218 ,Interrupt 218 Priority"
|
|
hexmask.long.byte 0xD8 8.--15. 1. " PRI_217 ,Interrupt 217 Priority"
|
|
hexmask.long.byte 0xD8 0.--7. 1. " PRI_216 ,Interrupt 216 Priority"
|
|
line.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hexmask.long.byte 0xDC 24.--31. 1. " PRI_223 ,Interrupt 223 Priority"
|
|
hexmask.long.byte 0xDC 16.--23. 1. " PRI_222 ,Interrupt 222 Priority"
|
|
hexmask.long.byte 0xDC 8.--15. 1. " PRI_221 ,Interrupt 221 Priority"
|
|
hexmask.long.byte 0xDC 0.--7. 1. " PRI_220 ,Interrupt 220 Priority"
|
|
elif (((per.l(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0x04))&0x0F)==0x07)
|
|
group.long 0x400++0xEF
|
|
line.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hexmask.long.byte 0x0 24.--31. 1. " PRI_3 ,Interrupt 3 Priority"
|
|
hexmask.long.byte 0x0 16.--23. 1. " PRI_2 ,Interrupt 2 Priority"
|
|
hexmask.long.byte 0x0 8.--15. 1. " PRI_1 ,Interrupt 1 Priority"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRI_0 ,Interrupt 0 Priority"
|
|
line.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4 24.--31. 1. " PRI_7 ,Interrupt 7 Priority"
|
|
hexmask.long.byte 0x4 16.--23. 1. " PRI_6 ,Interrupt 6 Priority"
|
|
hexmask.long.byte 0x4 8.--15. 1. " PRI_5 ,Interrupt 5 Priority"
|
|
hexmask.long.byte 0x4 0.--7. 1. " PRI_4 ,Interrupt 4 Priority"
|
|
line.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8 24.--31. 1. " PRI_11 ,Interrupt 11 Priority"
|
|
hexmask.long.byte 0x8 16.--23. 1. " PRI_10 ,Interrupt 10 Priority"
|
|
hexmask.long.byte 0x8 8.--15. 1. " PRI_9 ,Interrupt 9 Priority"
|
|
hexmask.long.byte 0x8 0.--7. 1. " PRI_8 ,Interrupt 8 Priority"
|
|
line.long 0xC "IPR3,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC 24.--31. 1. " PRI_15 ,Interrupt 15 Priority"
|
|
hexmask.long.byte 0xC 16.--23. 1. " PRI_14 ,Interrupt 14 Priority"
|
|
hexmask.long.byte 0xC 8.--15. 1. " PRI_13 ,Interrupt 13 Priority"
|
|
hexmask.long.byte 0xC 0.--7. 1. " PRI_12 ,Interrupt 12 Priority"
|
|
line.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hexmask.long.byte 0x10 24.--31. 1. " PRI_19 ,Interrupt 19 Priority"
|
|
hexmask.long.byte 0x10 16.--23. 1. " PRI_18 ,Interrupt 18 Priority"
|
|
hexmask.long.byte 0x10 8.--15. 1. " PRI_17 ,Interrupt 17 Priority"
|
|
hexmask.long.byte 0x10 0.--7. 1. " PRI_16 ,Interrupt 16 Priority"
|
|
line.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hexmask.long.byte 0x14 24.--31. 1. " PRI_23 ,Interrupt 23 Priority"
|
|
hexmask.long.byte 0x14 16.--23. 1. " PRI_22 ,Interrupt 22 Priority"
|
|
hexmask.long.byte 0x14 8.--15. 1. " PRI_21 ,Interrupt 21 Priority"
|
|
hexmask.long.byte 0x14 0.--7. 1. " PRI_20 ,Interrupt 20 Priority"
|
|
line.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hexmask.long.byte 0x18 24.--31. 1. " PRI_27 ,Interrupt 27 Priority"
|
|
hexmask.long.byte 0x18 16.--23. 1. " PRI_26 ,Interrupt 26 Priority"
|
|
hexmask.long.byte 0x18 8.--15. 1. " PRI_25 ,Interrupt 25 Priority"
|
|
hexmask.long.byte 0x18 0.--7. 1. " PRI_24 ,Interrupt 24 Priority"
|
|
line.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hexmask.long.byte 0x1C 24.--31. 1. " PRI_31 ,Interrupt 31 Priority"
|
|
hexmask.long.byte 0x1C 16.--23. 1. " PRI_30 ,Interrupt 30 Priority"
|
|
hexmask.long.byte 0x1C 8.--15. 1. " PRI_29 ,Interrupt 29 Priority"
|
|
hexmask.long.byte 0x1C 0.--7. 1. " PRI_28 ,Interrupt 28 Priority"
|
|
line.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hexmask.long.byte 0x20 24.--31. 1. " PRI_35 ,Interrupt 35 Priority"
|
|
hexmask.long.byte 0x20 16.--23. 1. " PRI_34 ,Interrupt 34 Priority"
|
|
hexmask.long.byte 0x20 8.--15. 1. " PRI_33 ,Interrupt 33 Priority"
|
|
hexmask.long.byte 0x20 0.--7. 1. " PRI_32 ,Interrupt 32 Priority"
|
|
line.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hexmask.long.byte 0x24 24.--31. 1. " PRI_39 ,Interrupt 39 Priority"
|
|
hexmask.long.byte 0x24 16.--23. 1. " PRI_38 ,Interrupt 38 Priority"
|
|
hexmask.long.byte 0x24 8.--15. 1. " PRI_37 ,Interrupt 37 Priority"
|
|
hexmask.long.byte 0x24 0.--7. 1. " PRI_36 ,Interrupt 36 Priority"
|
|
line.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hexmask.long.byte 0x28 24.--31. 1. " PRI_43 ,Interrupt 43 Priority"
|
|
hexmask.long.byte 0x28 16.--23. 1. " PRI_42 ,Interrupt 42 Priority"
|
|
hexmask.long.byte 0x28 8.--15. 1. " PRI_41 ,Interrupt 41 Priority"
|
|
hexmask.long.byte 0x28 0.--7. 1. " PRI_40 ,Interrupt 40 Priority"
|
|
line.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hexmask.long.byte 0x2C 24.--31. 1. " PRI_47 ,Interrupt 47 Priority"
|
|
hexmask.long.byte 0x2C 16.--23. 1. " PRI_46 ,Interrupt 46 Priority"
|
|
hexmask.long.byte 0x2C 8.--15. 1. " PRI_45 ,Interrupt 45 Priority"
|
|
hexmask.long.byte 0x2C 0.--7. 1. " PRI_44 ,Interrupt 44 Priority"
|
|
line.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hexmask.long.byte 0x30 24.--31. 1. " PRI_51 ,Interrupt 51 Priority"
|
|
hexmask.long.byte 0x30 16.--23. 1. " PRI_50 ,Interrupt 50 Priority"
|
|
hexmask.long.byte 0x30 8.--15. 1. " PRI_49 ,Interrupt 49 Priority"
|
|
hexmask.long.byte 0x30 0.--7. 1. " PRI_48 ,Interrupt 48 Priority"
|
|
line.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hexmask.long.byte 0x34 24.--31. 1. " PRI_55 ,Interrupt 55 Priority"
|
|
hexmask.long.byte 0x34 16.--23. 1. " PRI_54 ,Interrupt 54 Priority"
|
|
hexmask.long.byte 0x34 8.--15. 1. " PRI_53 ,Interrupt 53 Priority"
|
|
hexmask.long.byte 0x34 0.--7. 1. " PRI_52 ,Interrupt 52 Priority"
|
|
line.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hexmask.long.byte 0x38 24.--31. 1. " PRI_59 ,Interrupt 59 Priority"
|
|
hexmask.long.byte 0x38 16.--23. 1. " PRI_58 ,Interrupt 58 Priority"
|
|
hexmask.long.byte 0x38 8.--15. 1. " PRI_57 ,Interrupt 57 Priority"
|
|
hexmask.long.byte 0x38 0.--7. 1. " PRI_56 ,Interrupt 56 Priority"
|
|
line.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hexmask.long.byte 0x3C 24.--31. 1. " PRI_63 ,Interrupt 63 Priority"
|
|
hexmask.long.byte 0x3C 16.--23. 1. " PRI_62 ,Interrupt 62 Priority"
|
|
hexmask.long.byte 0x3C 8.--15. 1. " PRI_61 ,Interrupt 61 Priority"
|
|
hexmask.long.byte 0x3C 0.--7. 1. " PRI_60 ,Interrupt 60 Priority"
|
|
line.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hexmask.long.byte 0x40 24.--31. 1. " PRI_67 ,Interrupt 67 Priority"
|
|
hexmask.long.byte 0x40 16.--23. 1. " PRI_66 ,Interrupt 66 Priority"
|
|
hexmask.long.byte 0x40 8.--15. 1. " PRI_65 ,Interrupt 65 Priority"
|
|
hexmask.long.byte 0x40 0.--7. 1. " PRI_64 ,Interrupt 64 Priority"
|
|
line.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hexmask.long.byte 0x44 24.--31. 1. " PRI_71 ,Interrupt 71 Priority"
|
|
hexmask.long.byte 0x44 16.--23. 1. " PRI_70 ,Interrupt 70 Priority"
|
|
hexmask.long.byte 0x44 8.--15. 1. " PRI_69 ,Interrupt 69 Priority"
|
|
hexmask.long.byte 0x44 0.--7. 1. " PRI_68 ,Interrupt 68 Priority"
|
|
line.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hexmask.long.byte 0x48 24.--31. 1. " PRI_75 ,Interrupt 75 Priority"
|
|
hexmask.long.byte 0x48 16.--23. 1. " PRI_74 ,Interrupt 74 Priority"
|
|
hexmask.long.byte 0x48 8.--15. 1. " PRI_73 ,Interrupt 73 Priority"
|
|
hexmask.long.byte 0x48 0.--7. 1. " PRI_72 ,Interrupt 72 Priority"
|
|
line.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hexmask.long.byte 0x4C 24.--31. 1. " PRI_79 ,Interrupt 79 Priority"
|
|
hexmask.long.byte 0x4C 16.--23. 1. " PRI_78 ,Interrupt 78 Priority"
|
|
hexmask.long.byte 0x4C 8.--15. 1. " PRI_77 ,Interrupt 77 Priority"
|
|
hexmask.long.byte 0x4C 0.--7. 1. " PRI_76 ,Interrupt 76 Priority"
|
|
line.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hexmask.long.byte 0x50 24.--31. 1. " PRI_83 ,Interrupt 83 Priority"
|
|
hexmask.long.byte 0x50 16.--23. 1. " PRI_82 ,Interrupt 82 Priority"
|
|
hexmask.long.byte 0x50 8.--15. 1. " PRI_81 ,Interrupt 81 Priority"
|
|
hexmask.long.byte 0x50 0.--7. 1. " PRI_80 ,Interrupt 80 Priority"
|
|
line.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hexmask.long.byte 0x54 24.--31. 1. " PRI_87 ,Interrupt 87 Priority"
|
|
hexmask.long.byte 0x54 16.--23. 1. " PRI_86 ,Interrupt 86 Priority"
|
|
hexmask.long.byte 0x54 8.--15. 1. " PRI_85 ,Interrupt 85 Priority"
|
|
hexmask.long.byte 0x54 0.--7. 1. " PRI_84 ,Interrupt 84 Priority"
|
|
line.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hexmask.long.byte 0x58 24.--31. 1. " PRI_91 ,Interrupt 91 Priority"
|
|
hexmask.long.byte 0x58 16.--23. 1. " PRI_90 ,Interrupt 90 Priority"
|
|
hexmask.long.byte 0x58 8.--15. 1. " PRI_89 ,Interrupt 89 Priority"
|
|
hexmask.long.byte 0x58 0.--7. 1. " PRI_88 ,Interrupt 88 Priority"
|
|
line.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hexmask.long.byte 0x5C 24.--31. 1. " PRI_95 ,Interrupt 95 Priority"
|
|
hexmask.long.byte 0x5C 16.--23. 1. " PRI_94 ,Interrupt 94 Priority"
|
|
hexmask.long.byte 0x5C 8.--15. 1. " PRI_93 ,Interrupt 93 Priority"
|
|
hexmask.long.byte 0x5C 0.--7. 1. " PRI_92 ,Interrupt 92 Priority"
|
|
line.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hexmask.long.byte 0x60 24.--31. 1. " PRI_99 ,Interrupt 99 Priority"
|
|
hexmask.long.byte 0x60 16.--23. 1. " PRI_98 ,Interrupt 98 Priority"
|
|
hexmask.long.byte 0x60 8.--15. 1. " PRI_97 ,Interrupt 97 Priority"
|
|
hexmask.long.byte 0x60 0.--7. 1. " PRI_96 ,Interrupt 96 Priority"
|
|
line.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hexmask.long.byte 0x64 24.--31. 1. " PRI_103 ,Interrupt 103 Priority"
|
|
hexmask.long.byte 0x64 16.--23. 1. " PRI_102 ,Interrupt 102 Priority"
|
|
hexmask.long.byte 0x64 8.--15. 1. " PRI_101 ,Interrupt 101 Priority"
|
|
hexmask.long.byte 0x64 0.--7. 1. " PRI_100 ,Interrupt 100 Priority"
|
|
line.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hexmask.long.byte 0x68 24.--31. 1. " PRI_107 ,Interrupt 107 Priority"
|
|
hexmask.long.byte 0x68 16.--23. 1. " PRI_106 ,Interrupt 106 Priority"
|
|
hexmask.long.byte 0x68 8.--15. 1. " PRI_105 ,Interrupt 105 Priority"
|
|
hexmask.long.byte 0x68 0.--7. 1. " PRI_104 ,Interrupt 104 Priority"
|
|
line.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hexmask.long.byte 0x6C 24.--31. 1. " PRI_111 ,Interrupt 111 Priority"
|
|
hexmask.long.byte 0x6C 16.--23. 1. " PRI_110 ,Interrupt 110 Priority"
|
|
hexmask.long.byte 0x6C 8.--15. 1. " PRI_109 ,Interrupt 109 Priority"
|
|
hexmask.long.byte 0x6C 0.--7. 1. " PRI_108 ,Interrupt 108 Priority"
|
|
line.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hexmask.long.byte 0x70 24.--31. 1. " PRI_115 ,Interrupt 115 Priority"
|
|
hexmask.long.byte 0x70 16.--23. 1. " PRI_114 ,Interrupt 114 Priority"
|
|
hexmask.long.byte 0x70 8.--15. 1. " PRI_113 ,Interrupt 113 Priority"
|
|
hexmask.long.byte 0x70 0.--7. 1. " PRI_112 ,Interrupt 112 Priority"
|
|
line.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hexmask.long.byte 0x74 24.--31. 1. " PRI_119 ,Interrupt 119 Priority"
|
|
hexmask.long.byte 0x74 16.--23. 1. " PRI_118 ,Interrupt 118 Priority"
|
|
hexmask.long.byte 0x74 8.--15. 1. " PRI_117 ,Interrupt 117 Priority"
|
|
hexmask.long.byte 0x74 0.--7. 1. " PRI_116 ,Interrupt 116 Priority"
|
|
line.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hexmask.long.byte 0x78 24.--31. 1. " PRI_123 ,Interrupt 123 Priority"
|
|
hexmask.long.byte 0x78 16.--23. 1. " PRI_122 ,Interrupt 122 Priority"
|
|
hexmask.long.byte 0x78 8.--15. 1. " PRI_121 ,Interrupt 121 Priority"
|
|
hexmask.long.byte 0x78 0.--7. 1. " PRI_120 ,Interrupt 120 Priority"
|
|
line.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hexmask.long.byte 0x7C 24.--31. 1. " PRI_127 ,Interrupt 127 Priority"
|
|
hexmask.long.byte 0x7C 16.--23. 1. " PRI_126 ,Interrupt 126 Priority"
|
|
hexmask.long.byte 0x7C 8.--15. 1. " PRI_125 ,Interrupt 125 Priority"
|
|
hexmask.long.byte 0x7C 0.--7. 1. " PRI_124 ,Interrupt 124 Priority"
|
|
line.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hexmask.long.byte 0x80 24.--31. 1. " PRI_131 ,Interrupt 131 Priority"
|
|
hexmask.long.byte 0x80 16.--23. 1. " PRI_130 ,Interrupt 130 Priority"
|
|
hexmask.long.byte 0x80 8.--15. 1. " PRI_129 ,Interrupt 129 Priority"
|
|
hexmask.long.byte 0x80 0.--7. 1. " PRI_128 ,Interrupt 128 Priority"
|
|
line.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hexmask.long.byte 0x84 24.--31. 1. " PRI_135 ,Interrupt 135 Priority"
|
|
hexmask.long.byte 0x84 16.--23. 1. " PRI_134 ,Interrupt 134 Priority"
|
|
hexmask.long.byte 0x84 8.--15. 1. " PRI_133 ,Interrupt 133 Priority"
|
|
hexmask.long.byte 0x84 0.--7. 1. " PRI_132 ,Interrupt 132 Priority"
|
|
line.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hexmask.long.byte 0x88 24.--31. 1. " PRI_139 ,Interrupt 139 Priority"
|
|
hexmask.long.byte 0x88 16.--23. 1. " PRI_138 ,Interrupt 138 Priority"
|
|
hexmask.long.byte 0x88 8.--15. 1. " PRI_137 ,Interrupt 137 Priority"
|
|
hexmask.long.byte 0x88 0.--7. 1. " PRI_136 ,Interrupt 136 Priority"
|
|
line.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hexmask.long.byte 0x8C 24.--31. 1. " PRI_143 ,Interrupt 143 Priority"
|
|
hexmask.long.byte 0x8C 16.--23. 1. " PRI_142 ,Interrupt 142 Priority"
|
|
hexmask.long.byte 0x8C 8.--15. 1. " PRI_141 ,Interrupt 141 Priority"
|
|
hexmask.long.byte 0x8C 0.--7. 1. " PRI_140 ,Interrupt 140 Priority"
|
|
line.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hexmask.long.byte 0x90 24.--31. 1. " PRI_147 ,Interrupt 147 Priority"
|
|
hexmask.long.byte 0x90 16.--23. 1. " PRI_146 ,Interrupt 146 Priority"
|
|
hexmask.long.byte 0x90 8.--15. 1. " PRI_145 ,Interrupt 145 Priority"
|
|
hexmask.long.byte 0x90 0.--7. 1. " PRI_144 ,Interrupt 144 Priority"
|
|
line.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hexmask.long.byte 0x94 24.--31. 1. " PRI_151 ,Interrupt 151 Priority"
|
|
hexmask.long.byte 0x94 16.--23. 1. " PRI_150 ,Interrupt 150 Priority"
|
|
hexmask.long.byte 0x94 8.--15. 1. " PRI_149 ,Interrupt 149 Priority"
|
|
hexmask.long.byte 0x94 0.--7. 1. " PRI_148 ,Interrupt 148 Priority"
|
|
line.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hexmask.long.byte 0x98 24.--31. 1. " PRI_155 ,Interrupt 155 Priority"
|
|
hexmask.long.byte 0x98 16.--23. 1. " PRI_154 ,Interrupt 154 Priority"
|
|
hexmask.long.byte 0x98 8.--15. 1. " PRI_153 ,Interrupt 153 Priority"
|
|
hexmask.long.byte 0x98 0.--7. 1. " PRI_152 ,Interrupt 152 Priority"
|
|
line.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hexmask.long.byte 0x9C 24.--31. 1. " PRI_159 ,Interrupt 159 Priority"
|
|
hexmask.long.byte 0x9C 16.--23. 1. " PRI_158 ,Interrupt 158 Priority"
|
|
hexmask.long.byte 0x9C 8.--15. 1. " PRI_157 ,Interrupt 157 Priority"
|
|
hexmask.long.byte 0x9C 0.--7. 1. " PRI_156 ,Interrupt 156 Priority"
|
|
line.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA0 24.--31. 1. " PRI_163 ,Interrupt 163 Priority"
|
|
hexmask.long.byte 0xA0 16.--23. 1. " PRI_162 ,Interrupt 162 Priority"
|
|
hexmask.long.byte 0xA0 8.--15. 1. " PRI_161 ,Interrupt 161 Priority"
|
|
hexmask.long.byte 0xA0 0.--7. 1. " PRI_160 ,Interrupt 160 Priority"
|
|
line.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA4 24.--31. 1. " PRI_167 ,Interrupt 167 Priority"
|
|
hexmask.long.byte 0xA4 16.--23. 1. " PRI_166 ,Interrupt 166 Priority"
|
|
hexmask.long.byte 0xA4 8.--15. 1. " PRI_165 ,Interrupt 165 Priority"
|
|
hexmask.long.byte 0xA4 0.--7. 1. " PRI_164 ,Interrupt 164 Priority"
|
|
line.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hexmask.long.byte 0xA8 24.--31. 1. " PRI_171 ,Interrupt 171 Priority"
|
|
hexmask.long.byte 0xA8 16.--23. 1. " PRI_170 ,Interrupt 170 Priority"
|
|
hexmask.long.byte 0xA8 8.--15. 1. " PRI_169 ,Interrupt 169 Priority"
|
|
hexmask.long.byte 0xA8 0.--7. 1. " PRI_168 ,Interrupt 168 Priority"
|
|
line.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hexmask.long.byte 0xAC 24.--31. 1. " PRI_175 ,Interrupt 175 Priority"
|
|
hexmask.long.byte 0xAC 16.--23. 1. " PRI_174 ,Interrupt 174 Priority"
|
|
hexmask.long.byte 0xAC 8.--15. 1. " PRI_173 ,Interrupt 173 Priority"
|
|
hexmask.long.byte 0xAC 0.--7. 1. " PRI_172 ,Interrupt 172 Priority"
|
|
line.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB0 24.--31. 1. " PRI_179 ,Interrupt 179 Priority"
|
|
hexmask.long.byte 0xB0 16.--23. 1. " PRI_178 ,Interrupt 178 Priority"
|
|
hexmask.long.byte 0xB0 8.--15. 1. " PRI_177 ,Interrupt 177 Priority"
|
|
hexmask.long.byte 0xB0 0.--7. 1. " PRI_176 ,Interrupt 176 Priority"
|
|
line.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB4 24.--31. 1. " PRI_183 ,Interrupt 183 Priority"
|
|
hexmask.long.byte 0xB4 16.--23. 1. " PRI_182 ,Interrupt 182 Priority"
|
|
hexmask.long.byte 0xB4 8.--15. 1. " PRI_181 ,Interrupt 181 Priority"
|
|
hexmask.long.byte 0xB4 0.--7. 1. " PRI_180 ,Interrupt 180 Priority"
|
|
line.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hexmask.long.byte 0xB8 24.--31. 1. " PRI_187 ,Interrupt 187 Priority"
|
|
hexmask.long.byte 0xB8 16.--23. 1. " PRI_186 ,Interrupt 186 Priority"
|
|
hexmask.long.byte 0xB8 8.--15. 1. " PRI_185 ,Interrupt 185 Priority"
|
|
hexmask.long.byte 0xB8 0.--7. 1. " PRI_184 ,Interrupt 184 Priority"
|
|
line.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hexmask.long.byte 0xBC 24.--31. 1. " PRI_191 ,Interrupt 191 Priority"
|
|
hexmask.long.byte 0xBC 16.--23. 1. " PRI_190 ,Interrupt 190 Priority"
|
|
hexmask.long.byte 0xBC 8.--15. 1. " PRI_189 ,Interrupt 189 Priority"
|
|
hexmask.long.byte 0xBC 0.--7. 1. " PRI_188 ,Interrupt 188 Priority"
|
|
line.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC0 24.--31. 1. " PRI_195 ,Interrupt 195 Priority"
|
|
hexmask.long.byte 0xC0 16.--23. 1. " PRI_194 ,Interrupt 194 Priority"
|
|
hexmask.long.byte 0xC0 8.--15. 1. " PRI_193 ,Interrupt 193 Priority"
|
|
hexmask.long.byte 0xC0 0.--7. 1. " PRI_192 ,Interrupt 192 Priority"
|
|
line.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC4 24.--31. 1. " PRI_199 ,Interrupt 199 Priority"
|
|
hexmask.long.byte 0xC4 16.--23. 1. " PRI_198 ,Interrupt 198 Priority"
|
|
hexmask.long.byte 0xC4 8.--15. 1. " PRI_197 ,Interrupt 197 Priority"
|
|
hexmask.long.byte 0xC4 0.--7. 1. " PRI_196 ,Interrupt 196 Priority"
|
|
line.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hexmask.long.byte 0xC8 24.--31. 1. " PRI_203 ,Interrupt 203 Priority"
|
|
hexmask.long.byte 0xC8 16.--23. 1. " PRI_202 ,Interrupt 202 Priority"
|
|
hexmask.long.byte 0xC8 8.--15. 1. " PRI_201 ,Interrupt 201 Priority"
|
|
hexmask.long.byte 0xC8 0.--7. 1. " PRI_200 ,Interrupt 200 Priority"
|
|
line.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hexmask.long.byte 0xCC 24.--31. 1. " PRI_207 ,Interrupt 207 Priority"
|
|
hexmask.long.byte 0xCC 16.--23. 1. " PRI_206 ,Interrupt 206 Priority"
|
|
hexmask.long.byte 0xCC 8.--15. 1. " PRI_205 ,Interrupt 205 Priority"
|
|
hexmask.long.byte 0xCC 0.--7. 1. " PRI_204 ,Interrupt 204 Priority"
|
|
line.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD0 24.--31. 1. " PRI_211 ,Interrupt 211 Priority"
|
|
hexmask.long.byte 0xD0 16.--23. 1. " PRI_210 ,Interrupt 210 Priority"
|
|
hexmask.long.byte 0xD0 8.--15. 1. " PRI_209 ,Interrupt 209 Priority"
|
|
hexmask.long.byte 0xD0 0.--7. 1. " PRI_208 ,Interrupt 208 Priority"
|
|
line.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD4 24.--31. 1. " PRI_215 ,Interrupt 215 Priority"
|
|
hexmask.long.byte 0xD4 16.--23. 1. " PRI_214 ,Interrupt 214 Priority"
|
|
hexmask.long.byte 0xD4 8.--15. 1. " PRI_213 ,Interrupt 213 Priority"
|
|
hexmask.long.byte 0xD4 0.--7. 1. " PRI_212 ,Interrupt 212 Priority"
|
|
line.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hexmask.long.byte 0xD8 24.--31. 1. " PRI_219 ,Interrupt 219 Priority"
|
|
hexmask.long.byte 0xD8 16.--23. 1. " PRI_218 ,Interrupt 218 Priority"
|
|
hexmask.long.byte 0xD8 8.--15. 1. " PRI_217 ,Interrupt 217 Priority"
|
|
hexmask.long.byte 0xD8 0.--7. 1. " PRI_216 ,Interrupt 216 Priority"
|
|
line.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hexmask.long.byte 0xDC 24.--31. 1. " PRI_223 ,Interrupt 223 Priority"
|
|
hexmask.long.byte 0xDC 16.--23. 1. " PRI_222 ,Interrupt 222 Priority"
|
|
hexmask.long.byte 0xDC 8.--15. 1. " PRI_221 ,Interrupt 221 Priority"
|
|
hexmask.long.byte 0xDC 0.--7. 1. " PRI_220 ,Interrupt 220 Priority"
|
|
line.long 0xE0 "IPR56,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE0 24.--31. 1. " PRI_227 ,Interrupt 227 Priority"
|
|
hexmask.long.byte 0xE0 16.--23. 1. " PRI_226 ,Interrupt 226 Priority"
|
|
hexmask.long.byte 0xE0 8.--15. 1. " PRI_225 ,Interrupt 225 Priority"
|
|
hexmask.long.byte 0xE0 0.--7. 1. " PRI_224 ,Interrupt 224 Priority"
|
|
line.long 0xE4 "IPR57,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE4 24.--31. 1. " PRI_231 ,Interrupt 231 Priority"
|
|
hexmask.long.byte 0xE4 16.--23. 1. " PRI_230 ,Interrupt 230 Priority"
|
|
hexmask.long.byte 0xE4 8.--15. 1. " PRI_229 ,Interrupt 229 Priority"
|
|
hexmask.long.byte 0xE4 0.--7. 1. " PRI_228 ,Interrupt 228 Priority"
|
|
line.long 0xE8 "IPR58,Interrupt Priority Register"
|
|
hexmask.long.byte 0xE8 24.--31. 1. " PRI_235 ,Interrupt 235 Priority"
|
|
hexmask.long.byte 0xE8 16.--23. 1. " PRI_234 ,Interrupt 234 Priority"
|
|
hexmask.long.byte 0xE8 8.--15. 1. " PRI_233 ,Interrupt 233 Priority"
|
|
hexmask.long.byte 0xE8 0.--7. 1. " PRI_232 ,Interrupt 232 Priority"
|
|
line.long 0xEC "IPR59,Interrupt Priority Register"
|
|
hexmask.long.byte 0xEC 24.--31. 1. " PRI_239 ,Interrupt 239 Priority"
|
|
hexmask.long.byte 0xEC 16.--23. 1. " PRI_238 ,Interrupt 238 Priority"
|
|
hexmask.long.byte 0xEC 8.--15. 1. " PRI_237 ,Interrupt 237 Priority"
|
|
hexmask.long.byte 0xEC 0.--7. 1. " PRI_236 ,Interrupt 236 Priority"
|
|
else
|
|
hgroup.long 0x400++0xEF
|
|
hide.long 0x0 "IPR0,Interrupt Priority Register"
|
|
hide.long 0x4 "IPR1,Interrupt Priority Register"
|
|
hide.long 0x8 "IPR2,Interrupt Priority Register"
|
|
hide.long 0xC "IPR3,Interrupt Priority Register"
|
|
hide.long 0x10 "IPR4,Interrupt Priority Register"
|
|
hide.long 0x14 "IPR5,Interrupt Priority Register"
|
|
hide.long 0x18 "IPR6,Interrupt Priority Register"
|
|
hide.long 0x1C "IPR7,Interrupt Priority Register"
|
|
hide.long 0x20 "IPR8,Interrupt Priority Register"
|
|
hide.long 0x24 "IPR9,Interrupt Priority Register"
|
|
hide.long 0x28 "IPR10,Interrupt Priority Register"
|
|
hide.long 0x2C "IPR11,Interrupt Priority Register"
|
|
hide.long 0x30 "IPR12,Interrupt Priority Register"
|
|
hide.long 0x34 "IPR13,Interrupt Priority Register"
|
|
hide.long 0x38 "IPR14,Interrupt Priority Register"
|
|
hide.long 0x3C "IPR15,Interrupt Priority Register"
|
|
hide.long 0x40 "IPR16,Interrupt Priority Register"
|
|
hide.long 0x44 "IPR17,Interrupt Priority Register"
|
|
hide.long 0x48 "IPR18,Interrupt Priority Register"
|
|
hide.long 0x4C "IPR19,Interrupt Priority Register"
|
|
hide.long 0x50 "IPR20,Interrupt Priority Register"
|
|
hide.long 0x54 "IPR21,Interrupt Priority Register"
|
|
hide.long 0x58 "IPR22,Interrupt Priority Register"
|
|
hide.long 0x5C "IPR23,Interrupt Priority Register"
|
|
hide.long 0x60 "IPR24,Interrupt Priority Register"
|
|
hide.long 0x64 "IPR25,Interrupt Priority Register"
|
|
hide.long 0x68 "IPR26,Interrupt Priority Register"
|
|
hide.long 0x6C "IPR27,Interrupt Priority Register"
|
|
hide.long 0x70 "IPR28,Interrupt Priority Register"
|
|
hide.long 0x74 "IPR29,Interrupt Priority Register"
|
|
hide.long 0x78 "IPR30,Interrupt Priority Register"
|
|
hide.long 0x7C "IPR31,Interrupt Priority Register"
|
|
hide.long 0x80 "IPR32,Interrupt Priority Register"
|
|
hide.long 0x84 "IPR33,Interrupt Priority Register"
|
|
hide.long 0x88 "IPR34,Interrupt Priority Register"
|
|
hide.long 0x8C "IPR35,Interrupt Priority Register"
|
|
hide.long 0x90 "IPR36,Interrupt Priority Register"
|
|
hide.long 0x94 "IPR37,Interrupt Priority Register"
|
|
hide.long 0x98 "IPR38,Interrupt Priority Register"
|
|
hide.long 0x9C "IPR39,Interrupt Priority Register"
|
|
hide.long 0xA0 "IPR40,Interrupt Priority Register"
|
|
hide.long 0xA4 "IPR41,Interrupt Priority Register"
|
|
hide.long 0xA8 "IPR42,Interrupt Priority Register"
|
|
hide.long 0xAC "IPR43,Interrupt Priority Register"
|
|
hide.long 0xB0 "IPR44,Interrupt Priority Register"
|
|
hide.long 0xB4 "IPR45,Interrupt Priority Register"
|
|
hide.long 0xB8 "IPR46,Interrupt Priority Register"
|
|
hide.long 0xBC "IPR47,Interrupt Priority Register"
|
|
hide.long 0xC0 "IPR48,Interrupt Priority Register"
|
|
hide.long 0xC4 "IPR49,Interrupt Priority Register"
|
|
hide.long 0xC8 "IPR50,Interrupt Priority Register"
|
|
hide.long 0xCC "IPR51,Interrupt Priority Register"
|
|
hide.long 0xD0 "IPR52,Interrupt Priority Register"
|
|
hide.long 0xD4 "IPR53,Interrupt Priority Register"
|
|
hide.long 0xD8 "IPR54,Interrupt Priority Register"
|
|
hide.long 0xDC "IPR55,Interrupt Priority Register"
|
|
hide.long 0xE0 "IPR56,Interrupt Priority Register"
|
|
hide.long 0xE4 "IPR57,Interrupt Priority Register"
|
|
hide.long 0xE8 "IPR58,Interrupt Priority Register"
|
|
hide.long 0xEC "IPR59,Interrupt Priority Register"
|
|
endif
|
|
tree.end
|
|
width 0x0b
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Debug"
|
|
tree "Core Debug"
|
|
sif COMPonent.AVAILABLE("COREDEBUG")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))
|
|
width 7.
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDF0))&0x20001)==0x20000)
|
|
group 0xDF0++0x03
|
|
line.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
bitfld.long 0x00 31. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 30. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 29. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 28. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 26. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 25. " S_RESET_ST/DBGKEY ,Core Reset/Debug Key" "No reset,Reset"
|
|
bitfld.long 0x00 24. " S_RETIRE_ST/DBGKEY ,Instruction completed since last read/Debug Key" "Not read,Read"
|
|
textline " "
|
|
bitfld.long 0x00 23. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 22. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 21. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 20. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 19. " S_LOCKUP/DBGKEY ,Core running and Lockup/Debug Key" "Not running,Running"
|
|
bitfld.long 0x00 18. " S_SLEEP/DBGKEY ,Core is sleeping/Debug Key" "Not sleeping,Sleeping"
|
|
textline " "
|
|
bitfld.long 0x00 17. " S_HALT/DBGKEY ,Core Halted Status/Debug Key" "Not halted,Halted"
|
|
bitfld.long 0x00 16. " S_REGRDY/DBGKEY ,Register Read/Write on the Debug Core Register Selector/Debug Key" "Not available,Available"
|
|
textline " "
|
|
bitfld.long 0x00 3. " C_MASKINTS ,Interrupts Mask" "Not masked,Masked"
|
|
bitfld.long 0x00 1. " C_HALT ,Core Halted" "Not halted,Halted"
|
|
textline " "
|
|
bitfld.long 0x00 0. " C_DEBUGEN ,Debug Enable" "Disabled,Enabled"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDF0))&0x20001)==0x20001)
|
|
group 0xDF0++0x03
|
|
line.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
bitfld.long 0x00 31. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 30. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 29. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 28. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 26. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 25. " S_RESET_ST/DBGKEY ,Core Reset/Debug Key" "No reset,Reset"
|
|
bitfld.long 0x00 24. " S_RETIRE_ST/DBGKEY ,Instruction completed since last read/Debug Key" "Not read,Read"
|
|
textline " "
|
|
bitfld.long 0x00 23. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 22. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 21. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 20. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 19. " S_LOCKUP/DBGKEY ,Core running and Lockup/Debug Key" "Not running,Running"
|
|
bitfld.long 0x00 18. " S_SLEEP/DBGKEY ,Core is sleeping/Debug Key" "Not sleeping,Sleeping"
|
|
textline " "
|
|
bitfld.long 0x00 17. " S_HALT/DBGKEY ,Core Halted Status/Debug Key" "Not halted,Halted"
|
|
bitfld.long 0x00 16. " S_REGRDY/DBGKEY ,Register Read/Write on the Debug Core Register Selector/Debug Key" "Not available,Available"
|
|
textline " "
|
|
bitfld.long 0x00 5. " C_SNAPSTALL ,Halting debug to gain control of the core" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " C_MASKINTS ,Interrupts Mask" "Not masked,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 2. " C_STEP ,Core Step" "No step,Step"
|
|
bitfld.long 0x00 1. " C_HALT ,Core Halted" "Not halted,Halted"
|
|
textline " "
|
|
bitfld.long 0x00 0. " C_DEBUGEN ,Debug Enable" "Disabled,Enabled"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDF0))&0x20001)==0x0)
|
|
group 0xDF0++0x03
|
|
line.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
bitfld.long 0x00 31. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 30. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 29. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 28. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 26. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 25. " S_RESET_ST/DBGKEY ,Core Reset/Debug Key" "No reset,Reset"
|
|
bitfld.long 0x00 24. " S_RETIRE_ST/DBGKEY ,Instruction completed since last read/Debug Key" "Not read,Read"
|
|
textline " "
|
|
bitfld.long 0x00 23. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 22. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 21. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 20. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 19. " S_LOCKUP/DBGKEY ,Core running and Lockup/Debug Key" "Not running,Running"
|
|
bitfld.long 0x00 18. " S_SLEEP/DBGKEY ,Core is sleeping/Debug Key" "Not sleeping,Sleeping"
|
|
textline " "
|
|
bitfld.long 0x00 17. " S_HALT/DBGKEY ,Core Halted Status/Debug Key" "Not halted,Halted"
|
|
bitfld.long 0x00 16. " S_REGRDY/DBGKEY ,Register Read/Write on the Debug Core Register Selector/Debug Key" "Not available,Available"
|
|
textline " "
|
|
bitfld.long 0x00 1. " C_HALT ,Core Halted" "Not halted,Halted"
|
|
textline " "
|
|
bitfld.long 0x00 0. " C_DEBUGEN ,Debug Enable" "Disabled,Enabled"
|
|
elif (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDF0))&0x20001)==0x00001)
|
|
group 0xDF0++0x03
|
|
line.long 0x00 "DHCSR,Debug Halting Control and Status Register"
|
|
bitfld.long 0x00 31. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 30. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 29. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 28. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 26. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 25. " S_RESET_ST/DBGKEY ,Core Reset/Debug Key" "No reset,Reset"
|
|
bitfld.long 0x00 24. " S_RETIRE_ST/DBGKEY ,Instruction completed since last read/Debug Key" "Not read,Read"
|
|
textline " "
|
|
bitfld.long 0x00 23. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 22. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 21. " DBGKEY ,Debug Key" "0,1"
|
|
bitfld.long 0x00 20. " DBGKEY ,Debug Key" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 19. " S_LOCKUP/DBGKEY ,Core running and Lockup/Debug Key" "Not running,Running"
|
|
bitfld.long 0x00 18. " S_SLEEP/DBGKEY ,Core is sleeping/Debug Key" "Not sleeping,Sleeping"
|
|
textline " "
|
|
bitfld.long 0x00 17. " S_HALT/DBGKEY ,Core Halted Status/Debug Key" "Not halted,Halted"
|
|
bitfld.long 0x00 16. " S_REGRDY/DBGKEY ,Register Read/Write on the Debug Core Register Selector/Debug Key" "Not available,Available"
|
|
textline " "
|
|
bitfld.long 0x00 2. " C_STEP ,Core Step" "No step,Step"
|
|
bitfld.long 0x00 1. " C_HALT ,Core Halted" "Not halted,Halted"
|
|
textline " "
|
|
bitfld.long 0x00 0. " C_DEBUGEN ,Debug Enable" "Disabled,Enabled"
|
|
endif
|
|
wgroup 0xDF4++0x03
|
|
line.long 0x00 "DCRSR,Debug Core Register Selector Register"
|
|
bitfld.long 0x00 16. " REGWNR ,Register Read/Write" "Read,Write"
|
|
bitfld.long 0x00 0.--4. " REGSEL ,Register Selection" "R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11,R12,R13,R14,R15,xPSR/ Flags,MSP,PSP,RAZ/WI,CONTROL/FAULTMASK/BASEPRI/PRIMASK,?..."
|
|
group 0xDF8++0x03
|
|
line.long 0x00 "DCRDR,Debug Core Register Data Register"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("COREDEBUG",-1))+0xDFC))&0x10000)==0x10000)
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x00 24. " TRCENA ,Global enable for all DWT and ITM features" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " MON_REQ ,DebugMonitor semaphore bit" "0,1"
|
|
bitfld.long 0x00 18. " MON_STEP ,Setting this bit to 1 makes the step request pending" "No step,Step"
|
|
textline " "
|
|
bitfld.long 0x00 17. " MON_PEND ,Sets or clears the pending state of the DebugMonitor exception" "Not pending,Pending"
|
|
bitfld.long 0x00 16. " MON_EN ,Enable the DebugMonitor exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " VC_HARDERR ,Enable halting debug trap on a HardFault exception" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 9. " VC_INTERR ,Enable halting debug trap" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " VC_BUSERR ,Enable halting debug trap on a BusFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " VC_STATERR ,Enable halting debug trap on a UsageFault exception" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 6. " VC_CHKERR ,Enable halting debug trap on a UsageFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " VC_NOCPERR ,Enable halting debug trap on a UsageFault caused by an access to a Coprocessor" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " VC_MMERR ,Enable halting debug trap on a MemManage exception" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0. " VC_CORERESET ,Enable Reset Vector Catch" "Disabled,Enabled"
|
|
else
|
|
group.long 0xDFC++0x03
|
|
line.long 0x00 "DEMCR,Debug Exception and Monitor Control Register"
|
|
bitfld.long 0x00 24. " TRCENA ,Global enable for all DWT and ITM features" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " MON_REQ ,DebugMonitor semaphore bit" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 17. " MON_PEND ,Sets or clears the pending state of the DebugMonitor exception" "Not pending,Pending"
|
|
bitfld.long 0x00 16. " MON_EN ,Enable the DebugMonitor exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " VC_HARDERR ,Enable halting debug trap on a HardFault exception" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 9. " VC_INTERR ,Enable halting debug trap" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " VC_BUSERR ,Enable halting debug trap on a BusFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " VC_STATERR ,Enable halting debug trap on a UsageFault exception" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 6. " VC_CHKERR ,Enable halting debug trap on a UsageFault exception" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " VC_NOCPERR ,Enable halting debug trap on a UsageFault caused by an access to a Coprocessor" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " VC_MMERR ,Enable halting debug trap on a MemManage exception" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0. " VC_CORERESET ,Enable Reset Vector Catch" "Disabled,Enabled"
|
|
endif
|
|
else
|
|
newline
|
|
textline "COREDEBUG component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Flash Patch and Breakpoint Unit (FPB)"
|
|
sif COMPonent.AVAILABLE("FPB")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("FPB",-1))
|
|
width 10.
|
|
group 0x00--0x27
|
|
line.long 0x00 "FP_CTRL,Flash Patch Control Register"
|
|
bitfld.long 0x00 8.--11. " NUM_LIT ,Number of Literal Slots Field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 4.--7. " NUM_CODE ,Number of Code Slots Field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 1. " KEY ,Key Field" "Low,High"
|
|
bitfld.long 0x00 0. " ENABLE ,Flash Patch Unit Enable" "Disabled,Enabled"
|
|
;group 0x04++0x03
|
|
line.long 0x04 "FP_REMAP,Flash Patch Remap Register"
|
|
hexmask.long.tbyte 0x04 5.--28. 1. " REMAP ,Remap Base Address Field"
|
|
;group 0x08++0x03
|
|
line.long 0x8 "FP_COMP0,Flash Patch Comparator Register 0"
|
|
bitfld.long 0x8 30.--31. " REPLACE ,REPLACE" "Remap to remap address,Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x8 2.--28. 1. " COMP ,Comparison Address"
|
|
bitfld.long 0x8 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
line.long 0xC "FP_COMP1,Flash Patch Comparator Register 1"
|
|
bitfld.long 0xC 30.--31. " REPLACE ,REPLACE" "Remap to remap address,Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0xC 2.--28. 1. " COMP ,Comparison Address"
|
|
bitfld.long 0xC 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
line.long 0x10 "FP_COMP2,Flash Patch Comparator Register 2"
|
|
bitfld.long 0x10 30.--31. " REPLACE ,REPLACE" "Remap to remap address,Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x10 2.--28. 1. " COMP ,Comparison Address"
|
|
bitfld.long 0x10 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
line.long 0x14 "FP_COMP3,Flash Patch Comparator Register 3"
|
|
bitfld.long 0x14 30.--31. " REPLACE ,REPLACE" "Remap to remap address,Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x14 2.--28. 1. " COMP ,Comparison Address"
|
|
bitfld.long 0x14 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
line.long 0x18 "FP_COMP4,Flash Patch Comparator Register 4"
|
|
bitfld.long 0x18 30.--31. " REPLACE ,REPLACE" "Remap to remap address,Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x18 2.--28. 1. " COMP ,Comparison Address"
|
|
bitfld.long 0x18 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
line.long 0x1C "FP_COMP5,Flash Patch Comparator Register 5"
|
|
bitfld.long 0x1C 30.--31. " REPLACE ,REPLACE" "Remap to remap address,Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x1C 2.--28. 1. " COMP ,Comparison Address"
|
|
bitfld.long 0x1C 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
line.long 0x20 "FP_COMP6,Flash Patch Comparator Register 6"
|
|
bitfld.long 0x20 30.--31. " REPLACE ,REPLACE" "Remap to remap address,Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x20 2.--28. 1. " COMP ,Comparison Address"
|
|
bitfld.long 0x20 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
line.long 0x24 "FP_COMP7,Flash Patch Comparator Register 7"
|
|
bitfld.long 0x24 30.--31. " REPLACE ,REPLACE" "Remap to remap address,Set BKPT on lower halfword,Set BKPT on upper halfword,Set BKPT on both"
|
|
hexmask.long 0x24 2.--28. 1. " COMP ,Comparison Address"
|
|
bitfld.long 0x24 0. " ENABLE ,Compare and Remap Enable" "Disabled,Enabled"
|
|
tree "Coresight Management Registers"
|
|
rgroup 0xfd0--0xfff
|
|
line.long 0x00 "PID4,Peripheral ID4"
|
|
line.long 0x04 "PID5,Peripheral ID5"
|
|
line.long 0x08 "PID6,Peripheral ID6"
|
|
line.long 0x0c "PID7,Peripheral ID7"
|
|
line.long 0x10 "PID0,Peripheral ID0"
|
|
line.long 0x14 "PID1,Peripheral ID1"
|
|
line.long 0x18 "PID2,Peripheral ID2"
|
|
line.long 0x1c "PID3,Peripheral ID3"
|
|
line.long 0x20 "CID0,Component ID0"
|
|
line.long 0x24 "CID1,Component ID1"
|
|
line.long 0x28 "CID2,Component ID2"
|
|
line.long 0x2c "CID3,Component ID3"
|
|
tree.end
|
|
else
|
|
newline
|
|
textline "FPB component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree "Data Watchpoint and Trace Unit (DWT)"
|
|
sif COMPonent.AVAILABLE("DWT")
|
|
base CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))
|
|
width 15.
|
|
group 0x00--0x1B
|
|
line.long 0x00 "DWT_CTRL,DWT Control Register"
|
|
bitfld.long 0x00 28.--31. " NUMCOMP ,Number of Comparators Field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 22. " CYCEVTENA ,Enables Cycle Count Event" "Disabled,Enabled"
|
|
bitfld.long 0x00 21. " FOLDEVTENA ,Enables Folded Instruction Count Event" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 20. " LSUEVTENA ,Enables LSU Count Event" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " SLEEPEVTENA ,Enables Sleep Count Event" "Disabled,Enabled"
|
|
bitfld.long 0x00 18. " EXCEVTENA ,Enables Interrupt Overhead Event" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 17. " CPIEVTENA ,Enables CPI Count Event" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " EXCTRCENA ,Enables Interrupt Event Tracing" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " PCSAMPLEENA ,Enables PC Sampling Event" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " SYNCTAP ,Feed Synchronization Pulse to the ITM SYNCEN Control" "Disabled,24,26,28"
|
|
bitfld.long 0x00 9. " CYCTAP ,Selects a Tap on the DWT_CYCCNT Register" "Bit 6,Bit 10"
|
|
bitfld.long 0x00 5.--8. " POSTCNT ,Post-Scalar Counter for CYCTAP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 1.--4. " POSTPRESET ,Reload Value for POSTCNT Post-Scalar Counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0. " CYCCNTENA ,Enable the DWT_CYCCNT Counter" "Disabled,Enabled"
|
|
;group 0x04++0x03
|
|
line.long 0x04 "DWT_CYCCNT,Cycle Count register"
|
|
;group 0x08++0x03
|
|
line.long 0x08 "DWT_CPICNT,DWT CPI Count Register"
|
|
hexmask.long.byte 0x08 0.--7. 1. " CPICNT ,The base CPI counter"
|
|
;group 0x0c++0x03
|
|
line.long 0x0c "DWT_EXCCNT,DWT Exception Overhead Count Register"
|
|
hexmask.long.byte 0x0c 0.--7. 1. " EXCCNT ,The exception overhead counter"
|
|
;group 0x10++0x03
|
|
line.long 0x10 "DWT_SLEEPCNT,DWT Sleep Count Register"
|
|
hexmask.long.byte 0x10 0.--7. 1. " SLEEPCNT ,Sleep Counter"
|
|
;group 0x14++0x03
|
|
line.long 0x14 "DWT_LSUCNT,DWT LSU Count Register"
|
|
hexmask.long.byte 0x14 0.--7. 1. " LSUCNT ,Load-store counter"
|
|
;group 0x18++0x03
|
|
line.long 0x18 "DWT_FOLDCNT,DWT Fold Count Register"
|
|
hexmask.long.byte 0x18 0.--7. 1. " FOLDCNT ,Folded-instruction counter"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "DWT_COMP0,DWT Comparator Register 0"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "DWT_COMP1,DWT Comparator Register 1"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "DWT_COMP2,DWT Comparator Register 2"
|
|
group.long 0x50++0x03
|
|
line.long 0x00 "DWT_COMP3,DWT Comparator Register 3"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "DWT_MASK0,DWT Mask Registers 0"
|
|
bitfld.long 0x00 0.--3. " MASK ,Mask on Data Address when Matching Against COMP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "DWT_MASK1,DWT Mask Registers 1"
|
|
bitfld.long 0x00 0.--3. " MASK ,Mask on Data Address when Matching Against COMP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "DWT_MASK2,DWT Mask Registers 2"
|
|
bitfld.long 0x00 0.--3. " MASK ,Mask on Data Address when Matching Against COMP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.long 0x54++0x03
|
|
line.long 0x00 "DWT_MASK3,DWT Mask Registers 3"
|
|
bitfld.long 0x00 0.--3. " MASK ,Mask on Data Address when Matching Against COMP" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x28))&0x20)==0x00)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "byte,half,word,res"
|
|
bitfld.long 0x00 9. " LNK1ENA ,DATAVADDR1 support" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Comparator Compares Against the PC Sampler Counter" "Cleared,Set"
|
|
bitfld.long 0x00 5. " EMITRANGE ,Emit Range Field" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,FUNCTION settings" "Disabled,Sample and emit PC through ITM,Emit data through ITM,Sample PC and data value through ITM,Watchpoint on PC match,Watchpoint on read,Watchpoint on write,Watchpoint on read or write,ETM trigger on PC match,ETM trigger on read,ETM trigger on write,ETM trigger on read or write,?..."
|
|
else
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "DWT_FUNCTION0,DWT Function Registers 0"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "byte,half,word,res"
|
|
bitfld.long 0x00 9. " LNK1ENA ,DATAVADDR1 support" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Comparator Compares Against the PC Sampler Counter" "Cleared,Set"
|
|
bitfld.long 0x00 5. " EMITRANGE ,Emit Range Field" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,FUNCTION settings" "Disabled,Emit address offset through ITM,Emit data and address offset through ITM,Emit address offset and data value through ITM,Watchpoint on PC match,Watchpoint on read,Watchpoint on write,Watchpoint on read or write,ETM trigger on PC match,ETM trigger on read,ETM trigger on write,ETM trigger on read or write,?..."
|
|
endif
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x38))&0x20)==0x00)
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Registers 1"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "byte,half,word,res"
|
|
bitfld.long 0x00 9. " LNK1ENA ,DATAVADDR1 support" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Comparator Compares Against the PC Sampler Counter" "Cleared,Set"
|
|
bitfld.long 0x00 5. " EMITRANGE ,Emit Range Field" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,FUNCTION settings" "Disabled,Sample and emit PC through ITM,Emit data through ITM,Sample PC and data value through ITM,Watchpoint on PC match,Watchpoint on read,Watchpoint on write,Watchpoint on read or write,ETM trigger on PC match,ETM trigger on read,ETM trigger on write,ETM trigger on read or write,?..."
|
|
else
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "DWT_FUNCTION1,DWT Function Registers 1"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "byte,half,word,res"
|
|
bitfld.long 0x00 9. " LNK1ENA ,DATAVADDR1 support" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Comparator Compares Against the PC Sampler Counter" "Cleared,Set"
|
|
bitfld.long 0x00 5. " EMITRANGE ,Emit Range Field" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,FUNCTION settings" "Disabled,Emit address offset through ITM,Emit data and address offset through ITM,Emit address offset and data value through ITM,Watchpoint on PC match,Watchpoint on read,Watchpoint on write,Watchpoint on read or write,ETM trigger on PC match,ETM trigger on read,ETM trigger on write,ETM trigger on read or write,?..."
|
|
endif
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x48))&0x20)==0x00)
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Registers 2"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "byte,half,word,res"
|
|
bitfld.long 0x00 9. " LNK1ENA ,DATAVADDR1 support" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Comparator Compares Against the PC Sampler Counter" "Cleared,Set"
|
|
bitfld.long 0x00 5. " EMITRANGE ,Emit Range Field" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,FUNCTION settings" "Disabled,Sample and emit PC through ITM,Emit data through ITM,Sample PC and data value through ITM,Watchpoint on PC match,Watchpoint on read,Watchpoint on write,Watchpoint on read or write,ETM trigger on PC match,ETM trigger on read,ETM trigger on write,ETM trigger on read or write,?..."
|
|
else
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "DWT_FUNCTION2,DWT Function Registers 2"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "byte,half,word,res"
|
|
bitfld.long 0x00 9. " LNK1ENA ,DATAVADDR1 support" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Comparator Compares Against the PC Sampler Counter" "Cleared,Set"
|
|
bitfld.long 0x00 5. " EMITRANGE ,Emit Range Field" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,FUNCTION settings" "Disabled,Emit address offset through ITM,Emit data and address offset through ITM,Emit address offset and data value through ITM,Watchpoint on PC match,Watchpoint on read,Watchpoint on write,Watchpoint on read or write,ETM trigger on PC match,ETM trigger on read,ETM trigger on write,ETM trigger on read or write,?..."
|
|
endif
|
|
if (((per.long(CONvert.ADDRESSTODUALPORT(COMPonent.BASE("DWT",-1))+0x58))&0x20)==0x00)
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Registers 3"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "byte,half,word,res"
|
|
bitfld.long 0x00 9. " LNK1ENA ,DATAVADDR1 support" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Comparator Compares Against the PC Sampler Counter" "Cleared,Set"
|
|
bitfld.long 0x00 5. " EMITRANGE ,Emit Range Field" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,FUNCTION settings" "Disabled,Sample and emit PC through ITM,Emit data through ITM,Sample PC and data value through ITM,Watchpoint on PC match,Watchpoint on read,Watchpoint on write,Watchpoint on read or write,ETM trigger on PC match,ETM trigger on read,ETM trigger on write,ETM trigger on read or write,?..."
|
|
else
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "DWT_FUNCTION3,DWT Function Registers 3"
|
|
bitfld.long 0x00 16.--19. " DATAVADDR1 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 12.--15. " DATAVADDR0 ,Data Value Comparator ID" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 10.--11. " DATAVSIZE ,Data Value Size" "byte,half,word,res"
|
|
bitfld.long 0x00 9. " LNK1ENA ,DATAVADDR1 support" "Not Supported,Supported"
|
|
bitfld.long 0x00 8. " DATAVMATCH ,Data value compare" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CYCMATCH ,Comparator Compares Against the PC Sampler Counter" "Cleared,Set"
|
|
bitfld.long 0x00 5. " EMITRANGE ,Emit Range Field" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " FUNCTION ,FUNCTION settings" "Disabled,Emit address offset through ITM,Emit data and address offset through ITM,Emit address offset and data value through ITM,Watchpoint on PC match,Watchpoint on read,Watchpoint on write,Watchpoint on read or write,ETM trigger on PC match,ETM trigger on read,ETM trigger on write,ETM trigger on read or write,?..."
|
|
endif
|
|
tree "Coresight Management Registers"
|
|
rgroup 0xfd0--0xfff
|
|
line.long 0x00 "PID4,Peripheral ID4"
|
|
line.long 0x04 "PID5,Peripheral ID5"
|
|
line.long 0x08 "PID6,Peripheral ID6"
|
|
line.long 0x0c "PID7,Peripheral ID7"
|
|
line.long 0x10 "PID0,Peripheral ID1"
|
|
line.long 0x14 "PID1,Peripheral ID2"
|
|
line.long 0x18 "PID2,Peripheral ID3"
|
|
line.long 0x1c "PID3,Peripheral ID4"
|
|
line.long 0x20 "CID0,Component ID0"
|
|
line.long 0x24 "CID1,Component ID1"
|
|
line.long 0x28 "CID2,Component ID2"
|
|
line.long 0x2c "CID3,Component ID3"
|
|
tree.end
|
|
else
|
|
newline
|
|
textline "DWT component base address not specified"
|
|
newline
|
|
endif
|
|
tree.end
|
|
tree.end
|
|
AUTOINDENT.POP
|
|
tree.end
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
tree "Core Registers (Cortex-R4F)"
|
|
AUTOINDENT.PUSH
|
|
AUTOINDENT.OFF
|
|
width 0x8
|
|
; --------------------------------------------------------------------------------
|
|
; Identification registers
|
|
; --------------------------------------------------------------------------------
|
|
tree "ID Registers"
|
|
rgroup c15:0x0--0x0
|
|
line.long 0x0 "MIDR,Main ID Register"
|
|
hexmask.long.byte 0x0 24.--31. 0x1 " IMPL ,Implementer code"
|
|
bitfld.long 0x0 20.--23. " VAR ,Variant" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x0 16.--19. " ARCH , Architecture" "Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,ARMv7"
|
|
textline " "
|
|
hexmask.long.word 0x0 4.--15. 0x1 " PART ,Primary Part Number"
|
|
bitfld.long 0x0 0.--3. " REV ,Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup c15:0x100--0x100
|
|
line.long 0x0 "CTR,Cache Type Register"
|
|
bitfld.long 0x0 29.--31. " FORMAT ,Format" "Not ARMv7,Not ARMv7,Not ARMv7,Not ARMv7,ARMv7,Not ARMv7,Not ARMv7,Not ARMv7"
|
|
bitfld.long 0x0 16.--19. " DMINLINE ,D-Cache Minimum Line Size" "1 word,2 words,4 words,8 words,16 words,32 words,64 words,128 words,256 words,512 words,1024 words,2048 words,4096 words,8192 words,16384 words,32768 words"
|
|
bitfld.long 0x0 14.--15. " L1POLICY ,L1 Instruction cache policy" "Reserved,ASID,Virtual,Physical"
|
|
textline " "
|
|
bitfld.long 0x0 0.--3. " IMINLINE ,I-Cache Minimum Line Size" "1 word,2 words,4 words,8 words,16 words,32 words,64 words,128 words,256 words,512 words,1024 words,2048 words,4096 words,8192 words,16384 words,32768 words"
|
|
rgroup c15:0x200--0x200
|
|
line.long 0x0 "TCMSR,Tighly-Coupled Memory Status Register"
|
|
bitfld.long 0x0 16.--19. " DTCMS ,Data Banks" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x0 0.--3. " ITCMS ,Instruction Banks" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup c15:0x400--0x400
|
|
line.long 0x0 "MPUIR,MPU type register"
|
|
hexmask.long.byte 0x00 8.--15. 1. " REGNUM ,Number of regions"
|
|
bitfld.long 0x00 0. " TYPE ,Type of MPU regions" "Unified,Seperated"
|
|
rgroup c15:0x500--0x500
|
|
line.long 0x0 "MPIDR,Multiprocessor Affinity Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. " AFFL2 ,Affitnity Level 2"
|
|
hexmask.long.byte 0x00 8.--15. 1. " AFFL1 ,Affitnity Level 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " AFFL0 ,Affitnity Level 0"
|
|
textline " "
|
|
rgroup c15:0x0410++0x00
|
|
line.long 0x00 "MMFR0,Memory Model Feature Register 0"
|
|
bitfld.long 0x00 28.--31. " IT ,Instruction Type Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 24.--27. " FCSE ,Fast Context Switch Memory Mappings Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " ACR ,Auxiliary Control Register Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " TCM ,TCM and Associated DMA Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " CC_PLEA ,Cache Coherency With PLE Agent/Shared Memory Support" "Not supported,?..."
|
|
bitfld.long 0x00 8.--11. " CC_CPUA ,Cache Coherency Support With CPU Agent/Shared Memory Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " PMSA ,Physical Memory System Architecture (PMSA) Support" "Not supported,?..."
|
|
bitfld.long 0x00 0.--3. " VMSA ,Virtual Memory System Architecture (VMSA) Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
rgroup c15:0x0510++0x00
|
|
line.long 0x00 "MMFR1,Memory Model Feature Register 1"
|
|
bitfld.long 0x00 28.--31. " BTB ,Branch Target Buffer Support" "Reserved,Reserved,Not required,?..."
|
|
bitfld.long 0x00 24.--27. " L1TCO ,Test and Clean Operations on Data Cache/Harvard/Unified Architecture Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " L1UCMO ,L1 Cache/All Maintenance Operations/Unified Architecture Support" "Not supported,?..."
|
|
bitfld.long 0x00 16.--19. " L1HCMO ,L1 Cache/All Maintenance Operations/Harvard Architecture Support" "Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " L1UCLMOSW ,L1 Cache Line Maintenance Operations by Set and Way/Unified Architecture Support" "Not supported,?..."
|
|
bitfld.long 0x00 8.--11. " L1HCLMOSW ,L1 Cache Line Maintenance Operations by Set and Way/Harvard Architecture Support" "Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " L1UCLMOMVA ,L1 Cache Line Maintenance Operations by MVA/Unified Architecture Support" "Not supported,?..."
|
|
bitfld.long 0x00 0.--3. " L1HCLMOMVA ,L1 Cache Line Maintenance Operations by MVA/Harvard Architecture" "Supported,?..."
|
|
rgroup c15:0x0610++0x00
|
|
line.long 0x00 "MMFR2,Memory Model Feature Register 2"
|
|
bitfld.long 0x00 28.--31. " HAF ,Hardware Access Flag Support" "Not supported,?..."
|
|
bitfld.long 0x00 24.--27. " WFI ,Wait for Interrupt Stalling Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " MBF ,Memory Barrier Operations Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " UTLBMO ,TLB Maintenance Operations/Unified Architecture Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " HTLBMO ,TLB Maintenance Operations/Harvard Architecture Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " HL1CMRO ,Cache Maintenance Range Operations/Harvard Architecture Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " HL1BPCRO ,Background Prefetch Cache Range Operations/Harvard Architecture Support" "Not supported,?..."
|
|
bitfld.long 0x00 0.--3. " HL1FPCRO ,Foreground Prefetch Cache Range Operations/Harvard Architecture Support" "Not supported,?..."
|
|
rgroup c15:0x0710++0x00
|
|
line.long 0x00 "MMFR3,Memory Model Feature Register 3"
|
|
bitfld.long 0x00 4.--7. " HCMOSW ,Invalidate Cache by Set and Way/Clean by Set and Way/Invalidate and Clean by Set and Way Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " HCMOMVA ,Invalidate Cache by MVA/Clean by MVA/Invalidate and Clean by MVA/Invalidate All Support" "Reserved,Supported,?..."
|
|
rgroup c15:0x0020++0x00
|
|
line.long 0x00 "ISAR0,Instruction Set Attribute Register 0"
|
|
bitfld.long 0x00 24.--27. " DIVI ,Divide Instructions Support" "Not supported,?..."
|
|
bitfld.long 0x00 20.--23. " DEBI ,Debug Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 16.--19. " CI ,Coprocessor Instructions Support" "Not supported,?..."
|
|
bitfld.long 0x00 12.--15. " CBI ,Combined Compare and Branch Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 8.--11. " BI ,Bitfield Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 4.--7. " BCI ,Bit Counting Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " AI ,Atomic Load and Store Instructions Support" "Reserved,Supported,?..."
|
|
rgroup c15:0x0120++0x00
|
|
line.long 0x00 "ISAR1,Instruction Set Attribute Register 1"
|
|
bitfld.long 0x00 28.--31. " JI ,Jazelle Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 24.--27. " INTI ,Instructions That Branch Between ARM and Thumb Code Support" "Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " IMMI ,Immediate Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " ITEI ,If Then Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " EXTI ,Sign or Zero Extend Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " E2I ,Exception 2 Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " E1I ,Exception 1 Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " ENDI ,Endianness Control Instructions Support" "Reserved,Supported,?..."
|
|
rgroup c15:0x0220++0x00
|
|
line.long 0x00 "ISAR2,Instruction Set Attribute Register 2"
|
|
bitfld.long 0x00 28.--31. " RI ,Reversal Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 24.--27. " PSRI ,PSR Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " UMI ,Advanced Unsigned Multiply Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " SMI ,Advanced Signed Multiply Instructions Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " MI ,Multiply Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " II ,Multi-Access Interruptible Instructions Support" "Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " MHI ,Memory Hint Instructions Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " LSI ,Load and Store Instructions Support" "Reserved,Supported,?..."
|
|
rgroup c15:0x0320++0x00
|
|
line.long 0x00 "ISAR3,Instruction Set Attribute Register 3"
|
|
bitfld.long 0x00 28.--31. " T2E ,Thumb-2 Extensions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 24.--27. " NOPI ,True NOP Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " TCI ,Thumb Copy Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " TBI ,Table Branch Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " SPI ,Synchronization Primitive Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " SWII ,SWI Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " SIMDI ,Single Instruction Multiple Data (SIMD) Instructions Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " SI ,Saturate Instructions Support" "Reserved,Supported,?..."
|
|
rgroup c15:0x0420++0x00
|
|
line.long 0x00 "ISAR4,Instruction Set Attribute Register 4"
|
|
bitfld.long 0x00 20.--23. " EI ,Exclusive Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " BI ,Barrier Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " SMII ,SMI Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " WBI ,Write-Back Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " WSI ,With-Shift Instructions Support" "Reserved,Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " UI ,Unprivileged Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
rgroup c15:0x0520++0x00
|
|
line.long 0x00 "ISAR5,Instruction Set Attribute Registers 5 (Reserved)"
|
|
rgroup c15:0x0620++0x00
|
|
line.long 0x00 "ISAR6,Instruction Set Attribute Registers 6 (Reserved)"
|
|
rgroup c15:0x0720++0x00
|
|
line.long 0x00 "ISAR7,Instruction Set Attribute Registers 7 (Reserved)"
|
|
rgroup c15:0x0010++0x00
|
|
line.long 0x00 "ID_PFR0,Processor Feature Register 0"
|
|
bitfld.long 0x00 12.--15. " STATE3 ,Thumb-2 Execution Environment (Thumb-2EE) Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " STATE2 ,Java Extension Interface Support" "Not supported,?..."
|
|
bitfld.long 0x00 4.--7. " STATE1 ,Thumb Encoding Supported by the Processor Type" "Reserved,Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " STATE0 ,ARM Instruction Set Support" "Reserved,Supported,?..."
|
|
rgroup c15:0x0110++0x00
|
|
line.long 0x00 "ID_PFR1,Processor Feature Register 1"
|
|
bitfld.long 0x00 8.--11. " MPM ,Microcontroller Programmer's Model Support" "Supported,?..."
|
|
bitfld.long 0x00 4.--7. " SE ,Security Extensions Architecture v1 Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " PM ,Standard ARMv4 Programmer's Model Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
rgroup c15:0x0210++0x00
|
|
line.long 0x00 "ID_DFR0,Debug Feature Register 0"
|
|
bitfld.long 0x00 20.--23. " MDM_MM ,Microcontroller Debug Model Support" "Not supported,?..."
|
|
bitfld.long 0x00 16.--19. " TDM_MM ,Trace Debug Model (Memory-Mapped) Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 12.--15. " TDM_CB ,Coprocessor-Based Trace Debug Model Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 8.--11. " CDM_MM ,Memory-Mapped Debug Model Support" "Reserved,Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 4.--7. " SDM_CB ,Secure Debug Model (Coprocessor) Support" "Not supported,?..."
|
|
bitfld.long 0x00 0.--3. " CDM_CB ,Coprocessor Debug Model Support" "Not supported,?..."
|
|
rgroup c15:0x0310++0x00
|
|
line.long 0x00 "ID_AFR0,Auxiliary Feature Register 0"
|
|
tree.end
|
|
width 0x8
|
|
tree "System Control and Configuration"
|
|
group c15:0x1--0x1
|
|
line.long 0x0 "SCTLR,Control Register"
|
|
bitfld.long 0x0 31. " IE ,Instruction endianness" "Little,Big"
|
|
bitfld.long 0x0 30. " TE ,Thumb exception enable" "ARM,Thumb"
|
|
bitfld.long 0x0 29. " AFE ,Access Flag Enable" "Disable,Enable"
|
|
bitfld.long 0x0 28. " TRE ,TEX remap enable" "Disable,Enable"
|
|
bitfld.long 0x0 27. " NMFI ,Nonmaskable Fast Interrupt enable" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x0 25. " EE ,Exception endianess" "Little,Big"
|
|
bitfld.long 0x0 24. " VE ,Vector Enable" "Disable,Vectored"
|
|
bitfld.long 0x0 21. " FI ,Fast Interrupts enable" "Disable,Enable"
|
|
bitfld.long 0x0 19. " DZ ,Divide by Zero exception bit" "Disable,Enable"
|
|
bitfld.long 0x0 14. " RR ,Round-Robin bit" "Random,RRobin"
|
|
bitfld.long 0x0 13. " V ,Base Location of Exception Registers" "0x00000000,0xFFFF0000"
|
|
textline " "
|
|
bitfld.long 0x0 12. " I ,Instruction Cache Enable" "Disable,Enable"
|
|
bitfld.long 0x0 11. " Z ,Branch Prediction Enable" "Disable,Enable"
|
|
bitfld.long 0x0 2. " C ,Enable data cache" "Disable,Enable"
|
|
bitfld.long 0x0 1. " A ,Strict Alignment" "Disable,Enable"
|
|
bitfld.long 0x0 0. " M ,MPU Enable" "Disable,Enable"
|
|
textline " "
|
|
group c15:0x101--0x101
|
|
line.long 0x0 "ACTLR,Auxiliary Control Register"
|
|
bitfld.long 0x00 31. " DICDI ,Disable Case C dual issue control" "Enable,Disable"
|
|
bitfld.long 0x00 30. " DIB2DI ,Disable Case B2 dual issue control" "Enable,Disable"
|
|
bitfld.long 0x00 29. " DIB1DI ,Disable Case B1 dual issue control" "Enable,Disable"
|
|
textline " "
|
|
bitfld.long 0x00 28. " DIADI ,Disable Case A dual issue control" "Enable,Disable"
|
|
bitfld.long 0x00 27. " B1TCMPCEN ,B1TCM parity or ECC check enable" "Disable,Enable"
|
|
bitfld.long 0x00 26. " B0TCMPCEN ,B1TCM parity or ECC check enable" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x00 25. " ATCMPCEN ,B1TCM parity or ECC check enable" "Disable,Enable"
|
|
bitfld.long 0x00 24. " AXISCEN ,AXI slave cache access enable" "Disable,Enable"
|
|
bitfld.long 0x00 23. " AXISCUEN ,AXI slave cache User mode access enable" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x00 22. " DILSM ,Disable LIL on load/store multiples" "Disable,Enable"
|
|
bitfld.long 0x00 21. " DEOLP ,Disable end of loop prediction" "Disable,Enable"
|
|
bitfld.long 0x00 20. " DBHE ,Disable BH extension" "Enable,Disable"
|
|
textline " "
|
|
bitfld.long 0x00 19. " FRCDIS ,Fetch rate control disable" "Enable,Disable"
|
|
bitfld.long 0x00 17. " RSDIS ,Return stack disable" "Enable,Disable"
|
|
bitfld.long 0x00 15.--16. " BP ,Control of the branch prediction policy" "Normal,Taken,Not taken,?..."
|
|
textline " "
|
|
bitfld.long 0x00 14. " DBWR ,Disable write_burst on AXI master" "Enable,Disable"
|
|
bitfld.long 0x00 13. " DSWT ,Disable should_wait on AXI master" "Enable,Disable"
|
|
bitfld.long 0x00 12. " ERPEG ,Enable random parity error generation" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x00 11. " DOLT ,Disable outstanding line fill on AXI master" "Enable,Disable"
|
|
bitfld.long 0x00 10. " FORA ,Force outer read allocate (ORA) for outer write allocate (OWA) regions" "Not forced,Forced"
|
|
bitfld.long 0x00 9. " FWT ,Force write-through (WT) for write-back (WB) regions" "Not forced,Forced"
|
|
textline " "
|
|
bitfld.long 0x00 8. " FDSnS ,Force D-side to not-shared when MPU is off" "Not forced,Forced"
|
|
bitfld.long 0x00 7. " sMOV ,sMOV disabled" "Enabled,Disabled"
|
|
bitfld.long 0x0 6. " DILS ,Disable low interrupt latency on all load/store instructions" "Enable,Disable"
|
|
textline " "
|
|
bitfld.long 0x00 5. " DA ,DA Disable abort on cache parity error" "Enable,Disable"
|
|
bitfld.long 0x00 4. " EHR ,Enable hardware recovery from cache parity errors" "Disable,Enable"
|
|
bitfld.long 0x00 2. " I1TCMECEN ,Instruction 1 TCM error check enable" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x00 1. " I0TCMECEN ,Instruction 1 TCM error check enable" "Disable,Enable"
|
|
bitfld.long 0x00 0. " ITCMECEN ,Instruction TCM error check enable" "Disable,Enable"
|
|
textline " "
|
|
group c15:0x0f--0x0f
|
|
line.long 0x0 "SACTLR,Secondary Auxiliary Control Register"
|
|
bitfld.long 0x00 22. " DCHE ,Disable hard-error support in the caches" "Enable,Disable"
|
|
bitfld.long 0x00 21. " DR2B ,Enable random 2-bit error genration in cache RAMs" "Disable,Enable"
|
|
bitfld.long 0x00 20. " DF6DI ,F6 dual issue control" "Enable,Disable"
|
|
textline " "
|
|
bitfld.long 0x00 19. " DF2DI ,F2 dual issue control" "Enable,Disable"
|
|
bitfld.long 0x00 18. " DDI ,F1/F3/F4 dual issue control" "Enable,Disable"
|
|
bitfld.long 0x00 17. " DOODPFP ,Out-of-order Double Precision Floating-point control" "Enable,Disable"
|
|
textline " "
|
|
bitfld.long 0x00 16. " DOOFMACS ,Out-of-order FMACS control" "Enable,Disable"
|
|
bitfld.long 0x00 13. " IXC ,Floating-point inexact exception output mask" "Mask,Propagate"
|
|
bitfld.long 0x00 12. " OFC ,Floating-point overflow exception output mask" "Mask,Propagate"
|
|
textline " "
|
|
bitfld.long 0x00 11. " UFC ,Floating-point underflow exception output mask" "Mask,Propagate"
|
|
bitfld.long 0x00 10. " IOC ,Floating-point invalid operation exception output mask" "Mask,Propagate"
|
|
bitfld.long 0x00 9. " DZC ,Floating-point divide-by-zero exception output mask" "Mask,Propagate"
|
|
textline " "
|
|
bitfld.long 0x00 8. " IDC ,Floating-point input denormal exception output mask" "Mask,Propagate"
|
|
bitfld.long 0x00 3. " BTCMECC ,Correction for internal ECC logic on BTCM ports" "Enable,Disable"
|
|
bitfld.long 0x00 2. " ATCMECC ,Correction for internal ECC logic on ATCM port" "Enable,Disable"
|
|
textline " "
|
|
bitfld.long 0x00 1. " BTCMRMW ,Enable 64-bit stores on BTCMs" "Disable,Enable"
|
|
bitfld.long 0x00 0. " ATCMRMW ,Enable 64-bit stores on ATCM" "Disable,Enable"
|
|
textline " "
|
|
group c15:0x201--0x201
|
|
line.long 0x0 "CPACR,Coprocessor Access Control Register"
|
|
bitfld.long 0x0 26.--27. " CP13 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 24.--25. " CP12 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 22.--23. " CP11 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 20.--21. " CP10 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 18.--19. " CP9 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 16.--17. " CP8 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 14.--15. " CP7 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 12.--13. " CP6 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 10.--11. " CP5 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 8.--9. " CP4 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 6.--7. " CP3 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 4.--5. " CP2 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 2.--3. " CP1 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 0.--1. " CP0 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
group.long c15:0x0b--0x0b
|
|
line.long 0x00 "SPC,Slave Port Control"
|
|
bitfld.long 0x00 1. " PRIV ,Privilege access only" "User/Privilege,Privilege only"
|
|
bitfld.long 0x00 0. " AXISLEN ,AXI slave port disable" "Enabled,Disabled"
|
|
tree.end
|
|
width 0x8
|
|
tree "MPU Control and Configuration"
|
|
group c15:0x0001--0x0001
|
|
line.long 0x0 "SCTLR,Control Register"
|
|
bitfld.long 0x0 31. " IE ,Instruction endianness" "Little,Big"
|
|
bitfld.long 0x0 30. " TE ,Thumb exception enable" "ARM,Thumb"
|
|
bitfld.long 0x0 29. " AFE ,Access Flag Enable" "Disable,Enable"
|
|
bitfld.long 0x0 28. " TRE ,TEX remap enable" "Disable,Enable"
|
|
bitfld.long 0x0 27. " NMFI ,Nonmaskable Fast Interrupt enable" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x0 25. " EE ,Exception endianess" "Little,Big"
|
|
bitfld.long 0x0 24. " VE ,Vector Enable" "Disable,Vectored"
|
|
bitfld.long 0x0 21. " FI ,Fast Interrupts enable" "Disable,Enable"
|
|
bitfld.long 0x0 19. " DZ ,Divide by Zero exception bit" "Disable,Enable"
|
|
bitfld.long 0x0 14. " RR ,Round-Robin bit" "Random,RRobin"
|
|
bitfld.long 0x0 13. " V ,Base Location of Exception Registers" "0x00000000,0xFFFF0000"
|
|
textline " "
|
|
bitfld.long 0x0 12. " I ,Instruction Cache Enable" "Disable,Enable"
|
|
bitfld.long 0x0 11. " Z ,Branch Prediction Enable" "Disable,Enable"
|
|
bitfld.long 0x0 2. " C ,Enable data cache" "Disable,Enable"
|
|
bitfld.long 0x0 1. " A ,Strict Alignment" "Disable,Enable"
|
|
bitfld.long 0x0 0. " M ,MPU Enable" "Disable,Enable"
|
|
textline " "
|
|
group.long c15:0x0005++0x00
|
|
line.long 0x00 "DFSR,Data Fault Status Register"
|
|
bitfld.long 0x00 12. " EXT ,External Abort Qualifier" "DECERR,SLVERR"
|
|
bitfld.long 0x00 11. " RW ,Access Caused an Abort Type" "Read,Write"
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " DOMAIN ,Domain Accessed When a Data Fault Occurs" "D0,D1,D2,D3,D4,D5,D6,D7,D8,D9,D10,D11,D12,D13,D14,D15"
|
|
bitfld.long 0x00 0.--3. 10. " STATUS ,Generated Exception Type" "Reserved,Alignment,Debug,Access/section,Instruction,Translation/section,Access/page,Translation/page,Nontranslation/synchronous external,Domain/section,Reserved,Domain/page,L1/external,Permission/section,L2/external,Permission/page,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Asynchronous external,?..."
|
|
group.long c15:0x0015++0x00
|
|
line.long 0x00 "ADFSR,Auxiliary Data Fault Status Register"
|
|
group.long c15:0x0006++0x00
|
|
line.long 0x00 "DFAR,Data Fault Address Register"
|
|
group.long c15:0x0105++0x00
|
|
line.long 0x00 "IFSR,Instruction Fault Status Register"
|
|
bitfld.long 0x00 12. " EXT ,External Abort Qualifier" "DECERR,SLVERR"
|
|
bitfld.long 0x00 0.--3. 10. " STATUS ,Generated Exception Type" "Reserved,Alignment,Debug,Access/section,Instruction,Translation/section,Access/page,Translation/page,Nontranslation/synchronous external,Domain/section,Reserved,Domain/page,L1/external,Permission/section,L2/external,Permission/page,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Asynchronous external,?..."
|
|
group.long c15:0x0115++0x00
|
|
line.long 0x00 "AIFSR,Auxiliary Instruction Fault Status Register"
|
|
group.long c15:0x0206++0x00
|
|
line.long 0x00 "IFAR,Instruction Fault Address Register"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
line.long 0x00 "RBAR,Region Base Address Register"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
line.long 0x00 "RSER,Region Size and Enable Register"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
line.long 0x00 "RACR,Region Access Control Register"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " TYPE ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
group c15:0x0026++0x00
|
|
line.long 0x00 "MRNR,Memory Region Number Register"
|
|
bitfld.long 0x00 0.--3. " REGION ,Defines the group of registers to be accessed" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
group c15:0x010d++0x00
|
|
line.long 0x00 "CIDR,Context ID Register"
|
|
group.long c15:0x20d++0x00
|
|
line.long 0x00 "TIDRURW,User read/write Thread and Process ID Register"
|
|
group.long c15:0x30d++0x00
|
|
line.long 0x00 "TIDRURO,User read only Thread and Process ID Register"
|
|
group.long c15:0x40d++0x00
|
|
line.long 0x00 "TIDRPRW,Privileged Only Thread and Process ID Register"
|
|
tree "MPU regions"
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x0
|
|
line.long 0x00 "RBAR0,Region Base Address Register 0"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x0
|
|
line.long 0x00 "RSER0,Region Size and Enable Register 0"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x0
|
|
line.long 0x00 "RACR0,Region Access Control Register 0"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x1
|
|
line.long 0x00 "RBAR1,Region Base Address Register 1"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x1
|
|
line.long 0x00 "RSER1,Region Size and Enable Register 1"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x1
|
|
line.long 0x00 "RACR1,Region Access Control Register 1"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x2
|
|
line.long 0x00 "RBAR2,Region Base Address Register 2"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x2
|
|
line.long 0x00 "RSER2,Region Size and Enable Register 2"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x2
|
|
line.long 0x00 "RACR2,Region Access Control Register 2"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x3
|
|
line.long 0x00 "RBAR3,Region Base Address Register 3"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x3
|
|
line.long 0x00 "RSER3,Region Size and Enable Register 3"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x3
|
|
line.long 0x00 "RACR3,Region Access Control Register 3"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x4
|
|
line.long 0x00 "RBAR4,Region Base Address Register 4"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x4
|
|
line.long 0x00 "RSER4,Region Size and Enable Register 4"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x4
|
|
line.long 0x00 "RACR4,Region Access Control Register 4"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x5
|
|
line.long 0x00 "RBAR5,Region Base Address Register 5"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x5
|
|
line.long 0x00 "RSER5,Region Size and Enable Register 5"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x5
|
|
line.long 0x00 "RACR5,Region Access Control Register 5"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x6
|
|
line.long 0x00 "RBAR6,Region Base Address Register 6"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x6
|
|
line.long 0x00 "RSER6,Region Size and Enable Register 6"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x6
|
|
line.long 0x00 "RACR6,Region Access Control Register 6"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x7
|
|
line.long 0x00 "RBAR7,Region Base Address Register 7"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x7
|
|
line.long 0x00 "RSER7,Region Size and Enable Register 7"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x7
|
|
line.long 0x00 "RACR7,Region Access Control Register 7"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x8
|
|
line.long 0x00 "RBAR8,Region Base Address Register 8"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x8
|
|
line.long 0x00 "RSER8,Region Size and Enable Register 8"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x8
|
|
line.long 0x00 "RACR8,Region Access Control Register 8"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0x9
|
|
line.long 0x00 "RBAR9,Region Base Address Register 9"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0x9
|
|
line.long 0x00 "RSER9,Region Size and Enable Register 9"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0x9
|
|
line.long 0x00 "RACR9,Region Access Control Register 9"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0xA
|
|
line.long 0x00 "RBAR10,Region Base Address Register 10"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0xA
|
|
line.long 0x00 "RSER10,Region Size and Enable Register 10"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0xA
|
|
line.long 0x00 "RACR10,Region Access Control Register 10"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
group c15:0x0016++0x00
|
|
saveout c15:0x26 %l 0xB
|
|
line.long 0x00 "RBAR11,Region Base Address Register 11"
|
|
hexmask.long 0x00 5.--31. 0x20 " BA ,Base address"
|
|
group c15:0x0216++0x00
|
|
saveout c15:0x26 %l 0xB
|
|
line.long 0x00 "RSER11,Region Size and Enable Register 11"
|
|
bitfld.long 0x00 15. " SD ,Subregion 7 disable" "-,D"
|
|
bitfld.long 0x00 14. " ,Subregion 6 disable" "-,D"
|
|
bitfld.long 0x00 13. " ,Subregion 5 disable" "-,D"
|
|
bitfld.long 0x00 12. " ,Subregion 4 disable" "-,D"
|
|
bitfld.long 0x00 11. " ,Subregion 3 disable" "-,D"
|
|
bitfld.long 0x00 10. " ,Subregion 2 disable" "-,D"
|
|
bitfld.long 0x00 9. " ,Subregion 1 disable" "-,D"
|
|
bitfld.long 0x00 8. " ,Subregion 0 disable" "-,D"
|
|
bitfld.long 0x00 1.--5. " RS ,Region size" "Unpredictable,Unpredictable,Unpredictable,Unpredictable,32 bytes,64 bytes,128 bytes,256 bytes,512 bytes,1KB,2KB,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,4GB"
|
|
bitfld.long 0x00 0. " EN ,Enable" "Disabled,Enabled"
|
|
group c15:0x0416++0x00
|
|
saveout c15:0x26 %l 0xB
|
|
line.long 0x00 "RACR11,Region Access Control Register 11"
|
|
bitfld.long 0x00 12. " XN ,Execute never" "-,NoExec"
|
|
bitfld.long 0x00 2. " S ,Share" "No,Yes"
|
|
bitfld.long 0x00 8.--10. " AP ,Access permission" "None,Privileged,User read-only,Full,Reserved,Privileged read,Read-only,Reserved"
|
|
bitfld.long 0x00 0.--1. 3.--5. " type ,Region type" "Strongly-ordered,Shareable Device,Outer and Inner write-through/no write-allocate,Outer and Inner write-back/no write-allocate,Outer and Inner Non-cacheable,00101,00110,Outer and Inner write-back/write-allocate,Non-shareable Device,01001,01010,01011,01100,01101,01110,01111,O:Non-cacheable I:Non-cacheable,O:Non-cacheable I:Write-back/write-allocate,O:Non-cacheable I:Write-through/no write-allocate,O:Non-cacheable I:Write-back/no write-allocate,O:Write-back/write-allocate I:Non-cacheable,O:Write-back/write-allocate I:Write-back/write-allocate,O:Write-back/write-allocate I:Write-through/no write-allocate,O:Write-back/write-allocate I:Write-back/no write-allocate,O:Write-through/no write-allocate I:Non-cacheable,O:Write-through/no write-allocate I:Write-back/write-allocate,O:Write-through/no write-allocate I:Write-through/no write-allocate,O:Write-through/no write-allocate I:Write-back/no write-allocate,O:Write-back/no write-allocate I:Non-cacheable,O:Write-back/no write-allocate I:Write-back/write-allocate,O:Write-back/no write-allocate I:Write-through/no write-allocate,O:Write-back/no write-allocate I:Write-back/no write-allocate"
|
|
textline " "
|
|
tree.end
|
|
tree.end
|
|
width 0x9
|
|
tree "TCM Control and Configuration"
|
|
rgroup.long c15:0x200++0x00
|
|
line.long 0x00 "TCMTR,TCM Type Register"
|
|
bitfld.long 0x00 16.--18. " BTCM ,Number of BTCMs implemented" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--2. " ATCM ,Number of ATCMs implemented" "0,1,2,3,4,5,6,7"
|
|
group.long c15:0x019++0x00
|
|
line.long 0x00 "BTCMRR,BTCM Region Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " BA ,Base address (physical address)"
|
|
bitfld.long 0x00 2.--6. " SIZE ,Size of instruction TCM on reads" "None,Reserved,Reserved,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,?..."
|
|
bitfld.long 0x00 0. " EN ,Enable instruction TCM" "Disabled,Enabled"
|
|
group.long c15:0x119++0x00
|
|
line.long 0x00 "ATCMRR,ATCM Region Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " BA ,Base address (physical address)"
|
|
bitfld.long 0x00 2.--6. " SIZE ,Size of instruction TCM on reads" "None,Reserved,Reserved,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,?..."
|
|
bitfld.long 0x00 0. " EN ,Enable instruction TCM" "Disabled,Enabled"
|
|
rgroup.long c15:0x29++0x00
|
|
line.long 0x00 "TCMSEL,TCM Selection Register"
|
|
tree.end
|
|
width 0xC
|
|
tree "Cache Control and Configuration"
|
|
rgroup.long c15:0x1100--0x1100
|
|
line.long 0x0 "CLIDR,Cache Level ID Register"
|
|
bitfld.long 0x00 27.--29. " LoU ,Level of Unification" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 24.--26. " LoC ,Level of Coherency" "Level 1,Level 2,Level 3,Level 4,Level 5,Level 6,Level 7,Level 8"
|
|
textline " "
|
|
bitfld.long 0x00 21.--23. " CL8 ,Cache Level (CL) 8" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 18.--20. " CL7 ,Cache Level (CL) 7" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 15.--17. " CL6 ,Cache Level (CL) 6" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 12.--14. " CL5 ,Cache Level (CL) 5" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 9.--11. " CL4 ,Cache Level (CL) 4" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 6.--8. " CL3 ,Cache Level (CL) 3" "0,1,2,3,4,5,6,7"
|
|
textline " "
|
|
bitfld.long 0x00 3.--5. " CL2 ,Cache Level (CL) 2" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0.--2. " CL1 ,Cache Level (CL) 1" "0,1,2,3,4,5,6,7"
|
|
rgroup.long c15:0x1000++0x00
|
|
line.long 0x00 "CCSIDR,Cache Size ID Register"
|
|
bitfld.long 0x00 31. " WT ,Write-Through" "Not supported,Supported"
|
|
bitfld.long 0x00 30. " WB ,Write-Back" "Not supported,Supported"
|
|
textline " "
|
|
bitfld.long 0x00 29. " RA ,Read-Allocate" "Not supported,Supported"
|
|
bitfld.long 0x00 28. " WA ,Write-Allocate" "Not supported,Supported"
|
|
textline " "
|
|
hexmask.long.word 0x00 13.--27. 1. " NUMSETS ,Number of sets"
|
|
hexmask.long.word 0x00 3.--12. 1. " ASSOCIATIVITY ,Associativity"
|
|
textline " "
|
|
bitfld.long 0x00 0.--2. " LINESIZE ,Number of words in each cache line" "0,1,2,3,4,5,6,7"
|
|
group.long c15:0x2000--0x2000
|
|
line.long 0x0 "CSSELR,Cache Size Selection Register"
|
|
bitfld.long 0x00 1.--3. " Level ,Cache level to select" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " InD ,Instruction or data or unified cache to use" "Data/unified,Instruction"
|
|
group.long c15:0x03f++0x00
|
|
line.long 0x00 "CFLR,Correctable Fault Location Register"
|
|
bitfld.long 0x00 26.--29. " WAY ,Way of the error" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 24.--25. " SIDE ,Source of the error" "0,1,2,3"
|
|
textline " "
|
|
hexmask.long.word 0x00 5.--13. 1. " INDEX ,index of the location where the error occurred"
|
|
bitfld.long 0x00 0.--1. " TYPE ,Type of access that caused the error" "Instruction cache,Data cache,Reserved,ACP"
|
|
rgroup.long c15:0x0ef++0x0
|
|
line.long 0x00 "CSOR,Cache Size Override Register"
|
|
bitfld.long 0x00 4.--6. " Dcache ,Validation data cache size" "Not presented,Reserved,Reserved,4k,8k,16k,32k,64k"
|
|
bitfld.long 0x00 0.--2. " Icache ,Validation instruction cache size" "Not presented,Reserved,Reserved,4k,8k,16k,32k,64k"
|
|
tree.end
|
|
width 8.
|
|
tree "System Performance Monitor"
|
|
group c15:0xC9--0xC9
|
|
line.long 0x0 "PMNC,Performance Monitor Control Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " IMP ,Implementer code"
|
|
hexmask.long.byte 0x00 16.--23. 1. " IDCODE ,Identification code"
|
|
bitfld.long 0x00 11.--15. " N ,Number of counters implemented" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 5. " DP ,Disable CCNT when prohibited" "Enabled,Disabled"
|
|
textline " "
|
|
bitfld.long 0x00 4. " X ,Export Enabled" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " D ,Clock Divider" "Every cycle,64th cycle"
|
|
bitfld.long 0x00 2. " C ,Clock Counter Reset" "No action,Reset"
|
|
bitfld.long 0x00 1. " P ,Performance Counter Reset" "No action,Reset"
|
|
textline " "
|
|
bitfld.long 0x00 0. " E ,Counters Enable" "Disabled,Enabled"
|
|
group c15:0x1C9--0x1C9
|
|
line.long 0x0 "CNTENS,Count Enable Set Register"
|
|
eventfld.long 0x00 31. " C ,CCNT Enabled / Enable / Disable CCNT" "Disabled,Enabled"
|
|
eventfld.long 0x00 3. " P3 ,PMN3 Enabled / Enable / Disable counter" "Disabled,Enabled"
|
|
eventfld.long 0x00 2. " P2 ,PMN2 Enabled / Enable / Disable counter" "Disabled,Enabled"
|
|
eventfld.long 0x00 1. " P1 ,PMN1 Enabled / Enable / Disable counter" "Disabled,Enabled"
|
|
eventfld.long 0x00 0. " P0 ,PMN0 Enabled / Enable / Disable counter" "Disabled,Enabled"
|
|
group c15:0x2C9--0x2C9
|
|
line.long 0x0 "CNTENC,Count Enable Clear Register"
|
|
eventfld.long 0x00 31. " C ,CCNT Enabled / Enable / Disable CCNT" "Disabled,Enabled"
|
|
eventfld.long 0x00 3. " P3 ,PMN3 Enabled / Enable / Disable counter" "Disabled,Enabled"
|
|
eventfld.long 0x00 2. " P2 ,PMN2 Enabled / Enable / Disable counter" "Disabled,Enabled"
|
|
eventfld.long 0x00 1. " P1 ,PMN1 Enabled / Enable / Disable counter" "Disabled,Enabled"
|
|
eventfld.long 0x00 0. " P0 ,PMN0 Enabled / Enable / Disable counter" "Disabled,Enabled"
|
|
group c15:0x3C9--0x3C9
|
|
line.long 0x0 "FLAG,Overflow Flag Status Register"
|
|
eventfld.long 0x00 31. " C ,CCNT overflowed" "No overflow,Overflow"
|
|
eventfld.long 0x00 3. " P3 ,PMN3 overflowed" "No overflow,Overflow"
|
|
eventfld.long 0x00 2. " P2 ,PMN2 overflowed" "No overflow,Overflow"
|
|
eventfld.long 0x00 1. " P1 ,PMN1 overflowed" "No overflow,Overflow"
|
|
eventfld.long 0x00 0. " P0 ,PMN0 overflowed" "No overflow,Overflow"
|
|
group c15:0x4C9--0x4C9
|
|
line.long 0x0 "SWINCR,Software Increment Register"
|
|
eventfld.long 0x00 3. " P3 ,Increment PMN3" "No action,Increment"
|
|
eventfld.long 0x00 2. " P2 ,Increment PMN2" "No action,Increment"
|
|
eventfld.long 0x00 1. " P1 ,Increment PMN1" "No action,Increment"
|
|
eventfld.long 0x00 0. " P0 ,Increment PMN0" "No action,Increment"
|
|
group c15:0x5C9--0x5C9
|
|
line.long 0x0 "PMNXSEL,Performance Counter Selection Register"
|
|
bitfld.long 0x00 0.--4. " SEL ,Selection value" "CNT0,CNT1,CNT2,CNT3,?..."
|
|
group c15:0xD9--0xD9
|
|
line.long 0x0 "CCNT,Cycle Count Register"
|
|
group c15:0x01d9++0x00
|
|
line.long 0x00 "ESR,Event Selection Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " SEL ,Event Selection"
|
|
group c15:0x02d9++0x00
|
|
line.long 0x00 "PMCR,Performance Monitor Count Register"
|
|
group c15:0x01d9++0x00
|
|
saveout c15:0x5C9 %l 0x0
|
|
line.long 0x00 "ESR0,Event Selection Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " SEL ,Event Selection"
|
|
group c15:0x02d9++0x00
|
|
saveout c15:0x5C9 %l 0x0
|
|
line.long 0x00 "PMCR0,Performance Monitor Count Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " PMC ,Performance Monitor Count"
|
|
group c15:0x01d9++0x00
|
|
saveout c15:0x5C9 %l 0x1
|
|
line.long 0x00 "ESR1,Event Selection Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " SEL ,Event Selection"
|
|
group c15:0x02d9++0x00
|
|
saveout c15:0x5C9 %l 0x1
|
|
line.long 0x00 "PMCR1,Performance Monitor Count Register 1"
|
|
hexmask.long 0x00 0.--31. 1. " PMC ,Performance Monitor Count"
|
|
group c15:0x01d9++0x00
|
|
saveout c15:0x5C9 %l 0x2
|
|
line.long 0x00 "ESR2,Event Selection Register 2"
|
|
hexmask.long.byte 0x00 0.--7. 1. " SEL ,Event Selection"
|
|
group c15:0x02d9++0x00
|
|
saveout c15:0x5C9 %l 0x2
|
|
line.long 0x00 "PMCR2,Performance Monitor Count Register 2"
|
|
hexmask.long 0x00 0.--31. 1. " PMC ,Performance Monitor Count"
|
|
group c15:0xE9--0xE9
|
|
line.long 0x0 "USEREN,User Enable Register"
|
|
bitfld.long 0x00 0. " EN ,User Mode Enable" "Disabled,Enabled"
|
|
group c15:0x1E9--0x1E9
|
|
line.long 0x0 "INTENS,Interrupt Enable Set Register"
|
|
eventfld.long 0x00 31. " C ,Interrupt on CCNT Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
eventfld.long 0x00 3. " P3 ,Interrupt on PMN3 Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
eventfld.long 0x00 2. " P2 ,Interrupt on PMN2 Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
eventfld.long 0x00 1. " P1 ,Interrupt on PMN1 Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
eventfld.long 0x00 0. " P0 ,Interrupt on PMN0 Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
group c15:0x2E9--0x2E9
|
|
line.long 0x0 "INTENC,Interrupt Enable Clear Register"
|
|
eventfld.long 0x00 31. " C ,Interrupt on CCNT Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
eventfld.long 0x00 3. " P3 ,Interrupt on PMN3 Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
eventfld.long 0x00 2. " P2 ,Interrupt on PMN2 Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
eventfld.long 0x00 1. " P1 ,Interrupt on PMN1 Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
eventfld.long 0x00 0. " P0 ,Interrupt on PMN0 Overflow Enabled / Enable / Disable Interrupt" "Disabled,Enabled"
|
|
tree.end
|
|
width 8.
|
|
tree "Debug Registers"
|
|
width 11.
|
|
tree "Processor Identifier Registers"
|
|
rgroup c14:0x340--0x340
|
|
line.long 0x00 "MIDR,Main ID Register"
|
|
hexmask.long.byte 0x0 24.--31. 0x1 " IMPL ,Implementer code"
|
|
hexmask.long.byte 0x0 20.--23. 0x1 " SPECREV ,Variant number"
|
|
textline " "
|
|
hexmask.long.byte 0x0 16.--19. 0x1 " ARCH , Architecture"
|
|
hexmask.long.word 0x0 4.--15. 0x1 " PARTNUM ,Part Number"
|
|
textline " "
|
|
hexmask.long.byte 0x0 0.--3. 0x1 " REV ,Layout Revision"
|
|
rgroup c14:0x341--0x341
|
|
line.long 0x00 "CACHETYPE,Cache Type Register"
|
|
bitfld.long 0x00 16.--19. " DMINLINE ,Words of Smallest Line Length in L1 or L2 Data Cache Number" "Reserved,Reserved,Reserved,Reserved,16x32-bit words,?..."
|
|
bitfld.long 0x00 14.--15. " L1_IPOLICY ,VIPT Instruction Cache Support" "Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " IMINLINE ,Words of Smallest Line Length in L1 or L2 Instruction Cache Number" "Reserved,Reserved,Reserved,Reserved,16x32-bit words,?..."
|
|
rgroup c14:0x343--0x343
|
|
line.long 0x00 "TLBTYPE,TLB Type Register"
|
|
hexmask.long.byte 0x0 16.--23. 0x1 " ILSIZE ,Specifies the number of instruction TLB lockable entries"
|
|
hexmask.long.byte 0x0 8.--15. 0x1 " DLSIZE ,Specifies the number of unified or data TLB lockable entries"
|
|
textline " "
|
|
bitfld.long 0x0 0. " U ,Unified or separate instruction TLBs" "Unified,Separate"
|
|
rgroup c14:0x348--0x348
|
|
line.long 0x00 "ID_PFR0,Processor Feature Register 0"
|
|
bitfld.long 0x00 12.--15. " STATE3 ,Thumb-2 Execution Environment (Thumb-2EE) Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " STATE2 ,Java Extension Interface Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " STATE1 ,Thumb Encoding Supported by the Processor Type" "Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " STATE0 ,ARM Instruction Set Support" "Reserved,Supported,?..."
|
|
rgroup c14:0x349--0x349
|
|
line.long 0x00 "ID_PFR1,Processor Feature Register 1"
|
|
bitfld.long 0x00 8.--11. " MPM ,Microcontroller Programmer's Model Support" "Supported,?..."
|
|
bitfld.long 0x00 4.--7. " SE ,Security Extensions Architecture v1 Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " PM ,Standard ARMv4 Programmer's Model Support" "Reserved,Supported,?..."
|
|
rgroup c14:0x34a--0x34a
|
|
line.long 0x00 "ID_DFR0,Debug Feature Register 0"
|
|
bitfld.long 0x00 20.--23. " MDM_MM ,Microcontroller Debug Model Support" "Not supported,?..."
|
|
bitfld.long 0x00 16.--19. " TDM_MM ,Trace Debug Model (Memory-Mapped) Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " TDM_CB ,Coprocessor-Based Trace Debug Model Support" "Not supported,?..."
|
|
bitfld.long 0x00 8.--11. " CDM_MM ,Memory-Mapped Debug Model Support" "Reserved,Reserved,Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " SDM_CB ,Secure Debug Model (Coprocessor) Support" "Not supported,?..."
|
|
bitfld.long 0x00 0.--3. " CDM_CB ,Coprocessor Debug Model Support" "Not supported,?..."
|
|
rgroup c14:0x34b--0x34b
|
|
line.long 0x00 "ID_AFR0,Auxiliary Feature Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " AF ,Auxiliary Feature"
|
|
rgroup c14:0x34c--0x34c
|
|
line.long 0x00 "ID_MMFR0,Processor Feature Register 0"
|
|
bitfld.long 0x00 28.--31. " IT ,Instruction Type Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 24.--27. " FCSE ,Fast Context Switch Memory Mappings Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " ACR ,Auxiliary Control Register Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " TCM ,TCM and Associated DMA Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " CC_PLEA ,Cache Coherency With PLE Agent/Shared Memory Support" "Not supported,?..."
|
|
bitfld.long 0x00 8.--11. " CC_CPUA ,Cache Coherency Support With CPU Agent/Shared Memory Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " PMSA ,Physical Memory System Architecture (PMSA) Support" "Not supported,?..."
|
|
bitfld.long 0x00 0.--3. " VMSA ,Virtual Memory System Architecture (VMSA) Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
rgroup c14:0x34d--0x34d
|
|
line.long 0x00 "ID_MMFR1,Processor Feature Register 1"
|
|
bitfld.long 0x00 28.--31. " BTB ,Branch Target Buffer Support" "Reserved,Reserved,Not required,?..."
|
|
bitfld.long 0x00 24.--27. " L1TCO ,Test and Clean Operations on Data Cache/Harvard/Unified Architecture Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " L1UCMO ,L1 Cache/All Maintenance Operations/Unified Architecture Support" "Not supported,?..."
|
|
bitfld.long 0x00 16.--19. " L1HCMO ,L1 Cache/All Maintenance Operations/Harvard Architecture Support" "Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " L1UCLMOSW ,L1 Cache Line Maintenance Operations by Set and Way/Unified Architecture Support" "Not supported,?..."
|
|
bitfld.long 0x00 8.--11. " L1HCLMOSW ,L1 Cache Line Maintenance Operations by Set and Way/Harvard Architecture Support" "Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " L1UCLMOMVA ,L1 Cache Line Maintenance Operations by MVA/Unified Architecture Support" "Not supported,?..."
|
|
bitfld.long 0x00 0.--3. " L1HCLMOMVA ,L1 Cache Line Maintenance Operations by MVA/Harvard Architecture" "Supported,?..."
|
|
rgroup c14:0x34e--0x34e
|
|
line.long 0x00 "ID_MMFR2,Processor Feature Register 2"
|
|
bitfld.long 0x00 28.--31. " HAF ,Hardware Access Flag Support" "Not supported,?..."
|
|
bitfld.long 0x00 24.--27. " WFI ,Wait for Interrupt Stalling Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " MBF ,Memory Barrier Operations Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " UTLBMO ,TLB Maintenance Operations/Unified Architecture Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " HTLBMO ,TLB Maintenance Operations/Harvard Architecture Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " HL1CMRO ,Cache Maintenance Range Operations/Harvard Architecture Support" "Not supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " HL1BPCRO ,Background Prefetch Cache Range Operations/Harvard Architecture Support" "Not supported,?..."
|
|
bitfld.long 0x00 0.--3. " HL1FPCRO ,Foreground Prefetch Cache Range Operations/Harvard Architecture Support" "Not supported,?..."
|
|
rgroup c14:0x34f--0x34f
|
|
line.long 0x00 "ID_MMFR3,Processor Feature Register 3"
|
|
bitfld.long 0x00 4.--7. " HCMOSW ,Invalidate Cache by Set and Way/Clean by Set and Way/Invalidate and Clean by Set and Way Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " HCMOMVA ,Invalidate Cache by MVA/Clean by MVA/Invalidate and Clean by MVA/Invalidate All Support" "Reserved,Supported,?..."
|
|
rgroup c14:0x350--0x350
|
|
line.long 0x00 "ID_ISAR0,ISA Feature Register 0"
|
|
bitfld.long 0x00 24.--27. " DIVI ,Divide Instructions Support" "Not supported,?..."
|
|
bitfld.long 0x00 20.--23. " DEBI ,Debug Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 16.--19. " CI ,Coprocessor Instructions Support" "Not supported,?..."
|
|
bitfld.long 0x00 12.--15. " CBI ,Combined Compare and Branch Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 8.--11. " BI ,Bitfield Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 4.--7. " BCI ,Bit Counting Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " AI ,Atomic Load and Store Instructions Support" "Reserved,Supported,?..."
|
|
rgroup c14:0x351--0x351
|
|
line.long 0x00 "ID_ISAR1,ISA Feature Register 1"
|
|
bitfld.long 0x00 28.--31. " JI ,Jazelle Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 24.--27. " INTI ,Instructions That Branch Between ARM and Thumb Code Support" "Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " IMMI ,Immediate Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " ITEI ,If Then Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " EXTI ,Sign or Zero Extend Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " E2I ,Exception 2 Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " E1I ,Exception 1 Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " ENDI ,Endianness Control Instructions Support" "Reserved,Supported,?..."
|
|
rgroup c14:0x352--0x352
|
|
line.long 0x00 "ID_ISAR2,ISA Feature Register 2"
|
|
bitfld.long 0x00 28.--31. " RI ,Reversal Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 24.--27. " PSRI ,PSR Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " UMI ,Advanced Unsigned Multiply Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " SMI ,Advanced Signed Multiply Instructions Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " MI ,Multiply Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " II ,Multi-Access Interruptible Instructions Support" "Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " MHI ,Memory Hint Instructions Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " LSI ,Load and Store Instructions Support" "Reserved,Supported,?..."
|
|
rgroup c14:0x353--0x353
|
|
line.long 0x00 "ID_ISAR3,ISA Feature Register 3"
|
|
bitfld.long 0x00 28.--31. " T2E ,Thumb-2 Extensions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 24.--27. " NOPI ,True NOP Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 20.--23. " TCI ,Thumb Copy Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " TBI ,Table Branch Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " SPI ,Synchronization Primitive Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " SWII ,SWI Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " SIMDI ,Single Instruction Multiple Data (SIMD) Instructions Support" "Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " SI ,Saturate Instructions Support" "Reserved,Supported,?..."
|
|
rgroup c14:0x354--0x354
|
|
line.long 0x00 "ID_ISAR4,ISA Feature Register 4"
|
|
bitfld.long 0x00 20.--23. " EI ,Exclusive Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 16.--19. " BI ,Barrier Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 12.--15. " SMII ,SMI Instructions Support" "Reserved,Supported,?..."
|
|
bitfld.long 0x00 8.--11. " WBI ,Write-Back Instructions Support" "Reserved,Supported,?..."
|
|
textline " "
|
|
bitfld.long 0x00 4.--7. " WSI ,With-Shift Instructions Support" "Reserved,Reserved,Reserved,Reserved,Supported,?..."
|
|
bitfld.long 0x00 0.--3. " UI ,Unprivileged Instructions Support" "Reserved,Reserved,Supported,?..."
|
|
rgroup c14:0x355--0x355
|
|
line.long 0x00 "ID_ISAR5,ISA Feature Register 5"
|
|
tree.end
|
|
tree "Coresight Management Registers"
|
|
width 0xC
|
|
textline " "
|
|
group c14:0x03bd++0x00
|
|
line.long 0x00 "ITCTRL_IOC,Integration Internal Output Control Register"
|
|
bitfld.long 0x00 5. " I_DBGTRIGGER ,Internal DBGTRIGGER" "0,1"
|
|
bitfld.long 0x00 4. " I_DBGRESTARTED ,Internal DBGRESTARTED" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 3. " I_NPMUIRQ ,Internal nPMUIRQ" "0,1"
|
|
bitfld.long 0x00 2. " InternalCOMMTX ,Internal COMMTX" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 1. " I_COMMRX ,Internal COMMRX" "0,1"
|
|
bitfld.long 0x00 0. " I_DBGACK ,Internal DBGACK" "0,1"
|
|
group c14:0x03be++0x00
|
|
line.long 0x00 "ITCTRL_EOC,Integration External Output Control Register"
|
|
bitfld.long 0x00 7. " NDMAEXTERRIQ ,External nDMAEXTERRIRQ" "0,1"
|
|
bitfld.long 0x00 6. " NDMASIRQ ,External nDMASIRQ" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 5. " NDMAIRQ ,External nDMAIRQ" "0,1"
|
|
bitfld.long 0x00 4. " NPMUIRQ ,External nPMUIRQ" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 3. " STANDBYWFI ,External STANDBYWFI" "0,1"
|
|
bitfld.long 0x00 2. " COMMTX ,External COMMTX" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 1. " COMMRX ,External COMMRX" "0,1"
|
|
bitfld.long 0x00 0. " DBGACK ,External DBGACK" "0,1"
|
|
rgroup c14:0x03bf++0x00
|
|
line.long 0x00 "ITCTRL_IS,Integration Input Status Register"
|
|
bitfld.long 0x00 11. " CTI_DBGRESTART ,CTI Debug Restart" "0,1"
|
|
bitfld.long 0x00 10. " CTI_EDBGRQ ,CTI Debug Request" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 9. " CTI_PMUEXTIN[1] ,CTI PMUEXTIN[1] Signal" "0,1"
|
|
bitfld.long 0x00 8. " CTI_PMUEXTIN[0] ,CTI PMUEXTIN[0] Signal" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 2. " NFIQ ,nFIQ Input" "0,1"
|
|
bitfld.long 0x00 1. " NIRQ ,nIRQ Input" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 0. " EDBGRQ ,EDBGRQ Input" "0,1"
|
|
group c14:0x3c0--0x3c0
|
|
line.long 0x0 "ITCTRL,Integration Mode Control Register"
|
|
bitfld.long 0x0 0. " IME ,Integration Mode Enable" "Disabled,Enabled"
|
|
group c14:0x3e8--0x3e8
|
|
line.long 0x0 "CLAIMSET,Claim Tag Set Register"
|
|
bitfld.long 0x0 7. " CT7 ,Claim Tag 7" "No Effect,Set"
|
|
bitfld.long 0x0 6. " CT6 ,Claim Tag 6" "No Effect,Set"
|
|
textline " "
|
|
bitfld.long 0x0 5. " CT5 ,Claim Tag 5" "No Effect,Set"
|
|
bitfld.long 0x0 4. " CT4 ,Claim Tag 4" "No Effect,Set"
|
|
textline " "
|
|
bitfld.long 0x0 3. " CT3 ,Claim Tag 3" "No Effect,Set"
|
|
bitfld.long 0x0 2. " CT2 ,Claim Tag 2" "No Effect,Set"
|
|
textline " "
|
|
bitfld.long 0x0 1. " CT1 ,Claim Tag 1" "No Effect,Set"
|
|
bitfld.long 0x0 0. " CT0 ,Claim Tag 0" "No Effect,Set"
|
|
group c14:0x3e9--0x3e9
|
|
line.long 0x0 "CLAIMCLR,Claim Tag Clear Register"
|
|
bitfld.long 0x0 7. " CT7 ,Claim Tag 7" "No Effect,Cleared"
|
|
bitfld.long 0x0 6. " CT6 ,Claim Tag 6" "No Effect,Cleared"
|
|
textline " "
|
|
bitfld.long 0x0 5. " CT5 ,Claim Tag 5" "No Effect,Cleared"
|
|
bitfld.long 0x0 4. " CT4 ,Claim Tag 4" "No Effect,Cleared"
|
|
textline " "
|
|
bitfld.long 0x0 3. " CT3 ,Claim Tag 3" "No Effect,Cleared"
|
|
bitfld.long 0x0 2. " CT2 ,Claim Tag 2" "No Effect,Cleared"
|
|
textline " "
|
|
bitfld.long 0x0 1. " CT1 ,Claim Tag 1" "No Effect,Cleared"
|
|
bitfld.long 0x0 0. " CT0 ,Claim Tag 0" "No Effect,Cleared"
|
|
wgroup c14:0x3ec--0x3ec
|
|
line.long 0x0 "LAR,Lock Access Register"
|
|
hexmask.long.long 0x0 0.--31. 1. " LACK ,Lock Access Control Key"
|
|
rgroup c14:0x3ed--0x3ed
|
|
line.long 0x0 "LSR,Lock Status Register"
|
|
bitfld.long 0x0 2. " 32ACND ,32-bit Access Needed" "Needed,Not needed"
|
|
bitfld.long 0x0 1. " WLCK ,Writes Lock" "Permitted,Ignored"
|
|
textline " "
|
|
bitfld.long 0x0 0. " LI ,Lock Implementation" "Lock ignored,Unlock required"
|
|
rgroup c14:0x3ee--0x3ee
|
|
line.long 0x0 "AUTHSTATUS,Authentication Status Register"
|
|
bitfld.long 0x0 7. " SNIDFI ,Secure Non-invasive Debug Features Implemented" "Not Implemented,Implemented"
|
|
bitfld.long 0x0 6. " SNIDE ,Secure Non-invasive Debug Enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 5. " SIDFI ,Secure Invasive Debug Feauter Implemented" "Not Implemented,Implemented"
|
|
bitfld.long 0x0 4. " SIDE ,Secure Invasive Debug Enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 3. " NSNIDFI ,Non-secure Non-invasive Debug Feature Implemented" "Not Implemented,Implemented"
|
|
bitfld.long 0x0 2. " NSNIDE ,Non-secure Non-invasive Debug Enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 1. " NSIDFI ,Non-secure Invasive Debug Implemented" "Not Implemented,Implemented"
|
|
bitfld.long 0x0 0. " NSIDE ,Non-secure Invasive Debug Enable" "Disabled,Enabled"
|
|
hgroup c14:0x3f2--0x3f2
|
|
hide.long 0x0 "DEVID,Device Identifier (RESERVED)"
|
|
rgroup c14:0x3f3--0x3f3
|
|
line.long 0x0 "DEVTYPE,Device Type"
|
|
hexmask.long.byte 0x00 4.--7. 1. " SUBTYPE ,Subtype"
|
|
hexmask.long.byte 0x00 0.--3. 1. " MAIN_CLASS ,Main class"
|
|
rgroup c14:0x3f8--0x3f8
|
|
line.long 0x0 "PID0,Peripherial ID0"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PN ,Part Number [7:0]"
|
|
rgroup c14:0x3f9--0x3f9
|
|
line.long 0x0 "PID1,Peripherial ID1"
|
|
hexmask.long.byte 0x0 4.--7. 1. " JEP106 ,JEP106 Identity Code [3:0]"
|
|
hexmask.long.byte 0x0 0.--3. 1. " PN ,Part Number [11:8]"
|
|
rgroup c14:0x3fa--0x3fa
|
|
line.long 0x0 "PID2,Peripherial ID2"
|
|
hexmask.long.byte 0x0 4.--7. 1. " REV ,Revision"
|
|
hexmask.long.byte 0x0 0.--2. 1. " JEP106 ,JEP106 Identity Code [6:4]"
|
|
rgroup c14:0x3fb--0x3fb
|
|
line.long 0x0 "PID3,Peripherial ID3"
|
|
hexmask.long.byte 0x0 4.--7. 1. " REVA ,RevAnd"
|
|
hexmask.long.byte 0x0 0.--3. 1. " CMOD ,Customer Modified"
|
|
rgroup c14:0x3f4--0x3f4
|
|
line.long 0x0 "PID4,Peripherial ID4"
|
|
bitfld.long 0x0 4.--7. " 4KBC ,Number of 4KB Blocks Occupied" "1,2,4,8,16,32,64,128,256,512,1024,2048,4096,8192,16384,32768"
|
|
bitfld.long 0x0 0.--3. " JEP106 ,JEP106 Continuation Code" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
rgroup c14:0x3fc--0x3fc
|
|
line.long 0x0 "COMPONENTID0,Component ID0"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRBL ,Preamble"
|
|
rgroup c14:0x3fd--0x3fd
|
|
line.long 0x0 "COMPONENTID1,Component ID1"
|
|
hexmask.long.byte 0x0 4.--7. 1. " CCLASS ,Component Class (CoreSight Component)"
|
|
hexmask.long.byte 0x0 0.--3. 1. " PRBL ,Preamble"
|
|
rgroup c14:0x3fe--0x3fe
|
|
line.long 0x0 "COMPONENTID2,Component ID2"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRBL ,Preamble"
|
|
rgroup c14:0x3ff--0x3ff
|
|
line.long 0x0 "COMPONENTID3,Component ID3"
|
|
hexmask.long.byte 0x0 0.--7. 1. " PRBL ,Preamble"
|
|
tree.end
|
|
textline " "
|
|
width 0x7
|
|
rgroup c14:0x000--0x000
|
|
line.long 0x0 "DIDR,Debug ID Register"
|
|
bitfld.long 0x0 28.--31. " WRP ,Number of Watchpoint Register Pairs" "1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16"
|
|
bitfld.long 0x0 24.--27. " BRP ,Number of Breakpoint Register Pairs" "1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16"
|
|
bitfld.long 0x0 20.--23. " CTX_CMP ,Number of BRPs with Context ID Comparison Capability" "1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " VERSION ,Debug Architecture Version" "Reserved,ARMv6,ARMv6.1,ARMv7,?..."
|
|
textline " "
|
|
bitfld.long 0x0 13. " PCSAMPLE ,PC Sample register implemented" "Low,High"
|
|
bitfld.long 0x0 12. " SECURITY ,Security Extensions implemented" "Not implemented,Implemented"
|
|
textline " "
|
|
bitfld.long 0x0 4.--7. " VARIANT ,Implementation-defined Variant Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x0 0.--3. " REVISION ,Implementation-defined Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group c14:0x22--0x22
|
|
line.long 0x0 "DSCR,Debug Status and Control Register"
|
|
bitfld.long 0x0 30. " DTRRXFULL ,The DTRRX Full Flag" "Empty,Full"
|
|
bitfld.long 0x0 29. " DTRTXfull ,The DTRTX Full Flag" "Empty,Full"
|
|
textline " "
|
|
bitfld.long 0x00 27. " DTRRXFULL_L ,The DTRRX Full Flag 1" "Empty,Full"
|
|
bitfld.long 0x00 26. " DTRTXFULL_L ,The DTRTX Full Flag 1" "Empty,Full"
|
|
textline " "
|
|
bitfld.long 0x0 25. " SPA ,Sticky Pipeline Advance" "No effect,Instruction retired"
|
|
bitfld.long 0x0 24. " IC ,Instruction Complete" "Executing,Not executing"
|
|
textline " "
|
|
bitfld.long 0x0 20.--21. " DTR ,DTR Access Mode" "Non-blocking,Stall,Fast,?..."
|
|
bitfld.long 0x0 19. " NSWS ,Imprecise Data Aborts discarded" "Not discarded,Discarded"
|
|
textline " "
|
|
bitfld.long 0x0 18. " NS ,Non-secure World Status" "Secured,Not secured"
|
|
bitfld.long 0x0 17. " NSPNIDEN ,Secure Non-invasive Debug Disabled" "Enabled,Disabled"
|
|
textline " "
|
|
bitfld.long 0x0 16. " NSPIDEN ,Secure Invasive Debug Disabled" "Enabled,Disabled"
|
|
bitfld.long 0x0 15. " MONITOR ,Monitor Debug-mode enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 14. " HDEN ,Halting Debug-mode enable" "Disabled,Enabled"
|
|
bitfld.long 0x0 13. " EXECUTE ,Execute instruction enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 12. " COMMS ,User mode access to Comms Channel disable" "Enabled,Disabled"
|
|
bitfld.long 0x0 11. " INTDIS ,Disable Interrupts" "Enabled,Disabled"
|
|
textline " "
|
|
bitfld.long 0x0 10. " DBGACK ,Force Debug Acknowledge" "Not forced,Forced"
|
|
bitfld.long 0x0 8. " UEXT ,Sticky Undefined Exception" "No exception,Exception"
|
|
textline " "
|
|
bitfld.long 0x0 7. " IABORT ,Sticky Imprecise Abort" "Not aborted,Aborted"
|
|
bitfld.long 0x0 6. " PABORT ,Sticky Precise Abort" "Not aborted,Aborted"
|
|
textline " "
|
|
bitfld.long 0x0 2.--5. " MOE ,Method of Debug Entry" "Debug Entry,Breakpoint,Imprecise Watchpoint,BKPT instruction,External debug,Vector catch,Reserved,Reserved,OS Unlock,?..."
|
|
bitfld.long 0x0 1. " RESTARTED ,Core Restarted" "Debug not exited,Debug exited"
|
|
textline " "
|
|
bitfld.long 0x0 0. " HALTED ,Core Halted" "Normal state,Debug state"
|
|
if (((data.long(c14:0x00))&0x01000)==0x00000)
|
|
group c14:0x007--0x007
|
|
line.long 0x0 "VCR,Vector Catch Register"
|
|
bitfld.long 0x0 7. " FIQ ,Vector Catch Enable FIQ" "Disabled,Enabled"
|
|
bitfld.long 0x0 6. " IRQ ,Vector Catch Enable IRQ" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 4. " DABORT ,Vector Catch Enable Data Abort" "Disabled,Enabled"
|
|
bitfld.long 0x0 3. " PABORT ,Vector Catch Enable Prefetch Abort" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 2. " SWI ,Vector Catch Enable SWI" "Disabled,Enabled"
|
|
bitfld.long 0x0 1. " UNDEF ,Vector Catch Enable Undefined Instruction" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 0. " RESET ,Vector Catch Enable Reset" "Disabled,Enabled"
|
|
else
|
|
group c14:0x007--0x007
|
|
line.long 0x0 "VCR,Vector Catch Register"
|
|
bitfld.long 0x0 31. " FIQN ,Vector Catch Enable FIQ (Non-secure)" "Disabled,Enabled"
|
|
bitfld.long 0x0 30. " IRQN ,Vector Catch Enable IRQ (Non-secure)" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 28. " DABORTN ,Vector Catch Enable Data Abort (Non-secure)" "Disabled,Enabled"
|
|
bitfld.long 0x0 27. " PABORTN ,Vector Catch Enable Prefetch abort (Non-secure)" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 26. " SWIN ,Vector Catch Enable SWI (Non-secure)" "Disabled,Enabled"
|
|
bitfld.long 0x0 25. " UNDEFS ,Vector Catch Enable Undefined (Non-secure)" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 15. " FIQS ,Vector Catch Enable FIQ (Secure)" "Disabled,Enabled"
|
|
bitfld.long 0x0 14. " IRQS ,Vector Catch Enable IRQ (Secure)" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 12. " DABORTS ,Vector Catch Enable Data Abort (Secure)" "Disabled,Enabled"
|
|
bitfld.long 0x00 11. " PABORTS ,Vector Catch Enable Prefetch abort (Secure)" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 10. " SMI ,Vector Catch Enable SMI (Secure)" "Disabled,Enabled"
|
|
bitfld.long 0x0 7. " FIQ ,Vector Catch Enable FIQ" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 6. " IRQ ,Vector Catch Enable IRQ" "Disabled,Enabled"
|
|
bitfld.long 0x0 4. " DABORT0 ,Vector Catch Enable Data Abort" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 3. " PABORT ,Vector Catch Enable Prefetch Abort" "Disabled,Enabled"
|
|
bitfld.long 0x0 2. " SWI ,Vector Catch Enable SWI" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 1. " UNDEF ,Vector Catch Enable Undefined Instruction" "Disabled,Enabled"
|
|
bitfld.long 0x0 0. " RESET ,Vector Catch Enable Reset" "Disabled,Enabled"
|
|
endif
|
|
hgroup c14:0x020--0x020
|
|
hide.long 0x0 "DTRRX,Target -> Host Data Transfer Register"
|
|
in
|
|
group c14:0x023--0x023
|
|
line.long 0x0 "DTRTX,Host -> Target Data Transfer Register"
|
|
hexmask.long 0x00 0.--31. 1. " HTD ,Host -> target data"
|
|
group c14:0x09++0x00
|
|
line.long 0x00 "ECR,Event Catch Register"
|
|
bitfld.long 0x00 0. " OSUC ,OS Unlock Catch" "Disabled,Enabled"
|
|
group c14:0x0a++0x00
|
|
line.long 0x00 "DSCCR,Debug State Cache Control Register"
|
|
bitfld.long 0x00 2. " NWT ,Not Write-Through" "Forced,Normal"
|
|
bitfld.long 0x00 0. " DUCL ,Data and Unified Cache Linefill" "Disabled,Normal"
|
|
wgroup c14:0x21++0x00
|
|
line.long 0x00 "ITR,Instruction Transfer Register"
|
|
hexmask.long 0x00 0.--31. 1. " Data ,ARM Instruction for the Processor in Debug State Execute"
|
|
wgroup c14:0x24++0x00
|
|
line.long 0x00 "DRCR,Debug Run Control Register"
|
|
bitfld.long 0x00 3. " CSPA ,Clear Sticky Pipeline Advance" "Not cleared,Cleared"
|
|
bitfld.long 0x00 2. " CSE ,Clear Sticky Exceptions" "Not cleared,Cleared"
|
|
textline " "
|
|
bitfld.long 0x00 1. " RR ,Restart Request" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " HR ,Halt Request" "Not requested,Requested"
|
|
wgroup c14:0xc0++0x00
|
|
line.long 0x00 "OSLAR,Operating System Lock Access Register"
|
|
hexmask.long 0x00 0.--31. 1. " OSLA ,OS Lock Access"
|
|
rgroup c14:0xc1++0x00
|
|
line.long 0x00 "OSLSR,Operating System Lock Status Register"
|
|
bitfld.long 0x00 2. " 32_BA ,32-Bit Access" "Not required,Required"
|
|
bitfld.long 0x00 1. " LB ,Locked Bit" "Not locked,Locked"
|
|
bitfld.long 0x00 0. " LIB ,Lock Implemented Bit" "Not implemented,Implemented"
|
|
group c14:0xc2++0x00
|
|
line.long 0x00 "OSSRR,Operating System Save and Restore Register"
|
|
hexmask.long 0x00 0.--31. 1. " OSSR ,OS Save and Restore"
|
|
group c14:0xc4++0x00
|
|
line.long 0x00 "PRCR,Device Power-Down and Reset Control Register"
|
|
bitfld.long 0x00 2. " HIR ,Hold Internal Reset" "Not held,Held"
|
|
bitfld.long 0x00 1. " FIR ,Force Internal Reset" "Not forced,Forced"
|
|
bitfld.long 0x00 0. " NPD ,No Power-Down" "DBGNOPWRDWN low,DBGNOPWRDWN high"
|
|
hgroup c14:0xc5++0x00
|
|
hide.long 0x00 "PRSR,Device Power-Down and Reset Status Register"
|
|
in
|
|
tree.end
|
|
tree "Breakpoint Registers"
|
|
group c14:0x40++0x00
|
|
line.long 0x00 "BVR0,Breakpoint Value Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " BV0 ,Breakpoint Value 0"
|
|
group c14:0x50++0x00
|
|
line.long 0x00 "BCR0,Breakpoint Control Register 0"
|
|
bitfld.long 0x00 24.--28. " BAM ,Breakpoint Address Mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x00 20.--22. " M ,BVR Meaning" "IVA match,Linked IVA match,Reserved,Reserved,IVA mismatch,Linked IVA mismatch,?..."
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP Number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWAC ,Secure World Access Control" "Both,Nonsecure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 8. " BAS ,Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access Control" "User/system/supervisor,Privileged,User,Any"
|
|
bitfld.long 0x00 0. " B ,Breakpoint Enable" "Disabled,Enabled"
|
|
group c14:0x41++0x00
|
|
line.long 0x00 "BVR1,Breakpoint Value Register 1"
|
|
hexmask.long 0x00 0.--31. 1. " BV1 ,Breakpoint Value 1"
|
|
group c14:0x51++0x00
|
|
line.long 0x00 "BCR1,Breakpoint Control Register 1"
|
|
bitfld.long 0x00 24.--28. " BAM ,Breakpoint Address Mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x00 20.--22. " M ,BVR Meaning" "IVA match,Linked IVA match,Reserved,Reserved,IVA mismatch,Linked IVA mismatch,?..."
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP Number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWAC ,Secure World Access Control" "Both,Nonsecure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 8. " BAS ,Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access Control" "User/system/supervisor,Privileged,User,Any"
|
|
bitfld.long 0x00 0. " B ,Breakpoint Enable" "Disabled,Enabled"
|
|
group c14:0x42++0x00
|
|
line.long 0x00 "BVR2,Breakpoint Value Register 2"
|
|
hexmask.long 0x00 0.--31. 1. " BV2 ,Breakpoint Value 2"
|
|
group c14:0x52++0x00
|
|
line.long 0x00 "BCR2,Breakpoint Control Register 2"
|
|
bitfld.long 0x00 24.--28. " BAM ,Breakpoint Address Mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x00 20.--22. " M ,BVR Meaning" "IVA match,Linked IVA match,Reserved,Reserved,IVA mismatch,Linked IVA mismatch,?..."
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP Number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWAC ,Secure World Access Control" "Both,Nonsecure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 8. " BAS ,Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access Control" "User/system/supervisor,Privileged,User,Any"
|
|
bitfld.long 0x00 0. " B ,Breakpoint Enable" "Disabled,Enabled"
|
|
group c14:0x43++0x00
|
|
line.long 0x00 "BVR3,Breakpoint Value Register 3"
|
|
hexmask.long 0x00 0.--31. 1. " BV3 ,Breakpoint Value 3"
|
|
group c14:0x53++0x00
|
|
line.long 0x00 "BCR3,Breakpoint Control Register 3"
|
|
bitfld.long 0x00 24.--28. " BAM ,Breakpoint Address Mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x00 20.--22. " M ,BVR Meaning" "IVA match,Linked IVA match,Reserved,Reserved,IVA mismatch,Linked IVA mismatch,?..."
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP Number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWAC ,Secure World Access Control" "Both,Nonsecure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 8. " BAS ,Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access Control" "User/system/supervisor,Privileged,User,Any"
|
|
bitfld.long 0x00 0. " B ,Breakpoint Enable" "Disabled,Enabled"
|
|
group c14:0x44++0x00
|
|
line.long 0x00 "BVR4,Breakpoint Value Register 4"
|
|
hexmask.long 0x00 0.--31. 1. " BV4 ,Breakpoint Value 4"
|
|
group c14:0x54++0x00
|
|
line.long 0x00 "BCR4,Breakpoint Control Register 4"
|
|
bitfld.long 0x00 24.--28. " BAM ,Breakpoint Address Mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x00 20.--22. " M ,BVR Meaning" "IVA match,Linked IVA match,Unlinked ID,Linked ID,IVA mismatch,Linked IVA mismatch,?..."
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP Number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWAC ,Secure World Access Control" "Both,Nonsecure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 8. " BAS ,Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access Control" "User/system/supervisor,Privileged,User,Any"
|
|
bitfld.long 0x00 0. " B ,Breakpoint Enable" "Disabled,Enabled"
|
|
group c14:0x45++0x00
|
|
line.long 0x00 "BVR5,Breakpoint Value Register 5"
|
|
hexmask.long 0x00 0.--31. 1. " BV5 ,Breakpoint Value 5"
|
|
group c14:0x55++0x00
|
|
line.long 0x00 "BCR5,Breakpoint Control Register 5"
|
|
bitfld.long 0x00 24.--28. " BAM ,Breakpoint Address Mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x00 20.--22. " M ,BVR Meaning" "IVA match,Linked IVA match,Unlinked ID,Linked ID,IVA mismatch,Linked IVA mismatch,?..."
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP Number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWAC ,Secure World Access Control" "Both,Nonsecure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 8. " BAS ,Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access Control" "User/system/supervisor,Privileged,User,Any"
|
|
bitfld.long 0x00 0. " B ,Breakpoint Enable" "Disabled,Enabled"
|
|
group c14:0x46++0x00
|
|
line.long 0x00 "BVR6,Breakpoint Value Register 6"
|
|
hexmask.long 0x00 0.--31. 1. " BV6 ,Breakpoint Value 6"
|
|
group c14:0x56++0x00
|
|
line.long 0x00 "BCR6,Breakpoint Control Register 6"
|
|
bitfld.long 0x00 24.--28. " BAM ,Breakpoint Address Mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x00 20.--22. " M ,BVR Meaning" "IVA match,Linked IVA match,Unlinked ID,Linked ID,IVA mismatch,Linked IVA mismatch,?..."
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP Number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWAC ,Secure World Access Control" "Both,Nonsecure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 8. " BAS ,Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access Control" "User/system/supervisor,Privileged,User,Any"
|
|
bitfld.long 0x00 0. " B ,Breakpoint Enable" "Disabled,Enabled"
|
|
group c14:0x47++0x00
|
|
line.long 0x00 "BVR7,Breakpoint Value Register 7"
|
|
hexmask.long 0x00 0.--31. 1. " BV7 ,Breakpoint Value 7"
|
|
group c14:0x57++0x00
|
|
line.long 0x00 "BCR7,Breakpoint Control Register 7"
|
|
bitfld.long 0x00 24.--28. " BAM ,Breakpoint Address Mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x00 20.--22. " M ,BVR Meaning" "IVA match,Linked IVA match,Unlinked ID,Linked ID,IVA mismatch,Linked IVA mismatch,?..."
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP Number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWAC ,Secure World Access Control" "Both,Nonsecure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 8. " BAS ,Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access Control" "User/system/supervisor,Privileged,User,Any"
|
|
bitfld.long 0x00 0. " B ,Breakpoint Enable" "Disabled,Enabled"
|
|
tree.end
|
|
tree "Watchpoint Control Registers"
|
|
group c14:0x60++0x00
|
|
line.long 0x00 "WVR0,Watchpoint Value Register 0"
|
|
hexmask.long 0x00 2.--31. 0x04 " WA0 ,Watchpoint Address 0"
|
|
group c14:0x70--0x70
|
|
line.long 0x0 "WCR0,Watchpoint Control Register 0"
|
|
bitfld.long 0x0 24.--28. " WAM ,Watchpoint address mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x0 20. " EL ,Enable Linking" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " LBN ,Linked BRP number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x0 14.--15. " SWAC ,Secure world access control" "Non-secure & Secure,Non-secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 12. " BAS ,Byte 7 address select" "0,1"
|
|
bitfld.long 0x0 11. ",Byte 6 address select" "0,1"
|
|
bitfld.long 0x0 10. ",Byte 5 address select" "0,1"
|
|
bitfld.long 0x0 9. ",Byte 4 address select" "0,1"
|
|
bitfld.long 0x0 8. ",Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
textline " "
|
|
bitfld.long 0x0 3.--4. " RD/WR ,Load/Store access control" "Reserved,Load,Store,Any"
|
|
bitfld.long 0x0 1.--2. " PAC ,Privileged access control" "Reserved,Privileged,USR,Any"
|
|
textline " "
|
|
bitfld.long 0x0 0. " WE ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x61++0x00
|
|
line.long 0x00 "WVR1,Watchpoint Value Register 1"
|
|
hexmask.long 0x00 2.--31. 0x04 " WA1 ,Watchpoint Address 1"
|
|
group c14:0x71--0x71
|
|
line.long 0x0 "WCR1,Watchpoint Control Register 1"
|
|
bitfld.long 0x0 24.--28. " WAM ,Watchpoint address mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x0 20. " EL ,Enable Linking" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " LBN ,Linked BRP number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x0 14.--15. " SWAC ,Secure world access control" "Non-secure & Secure,Non-secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 12. " BAS ,Byte 7 address select" "0,1"
|
|
bitfld.long 0x0 11. ",Byte 6 address select" "0,1"
|
|
bitfld.long 0x0 10. ",Byte 5 address select" "0,1"
|
|
bitfld.long 0x0 9. ",Byte 4 address select" "0,1"
|
|
bitfld.long 0x0 8. ",Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
textline " "
|
|
bitfld.long 0x0 3.--4. " RD/WR ,Load/Store access control" "Reserved,Load,Store,Any"
|
|
bitfld.long 0x0 1.--2. " PAC ,Privileged access control" "Reserved,Privileged,USR,Any"
|
|
textline " "
|
|
bitfld.long 0x0 0. " WE ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x62++0x00
|
|
line.long 0x00 "WVR2,Watchpoint Value Register 2"
|
|
hexmask.long 0x00 2.--31. 0x04 " WA2 ,Watchpoint Address 2"
|
|
group c14:0x72--0x72
|
|
line.long 0x0 "WCR2,Watchpoint Control Register 2"
|
|
bitfld.long 0x0 24.--28. " WAM ,Watchpoint address mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x0 20. " EL ,Enable Linking" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " LBN ,Linked BRP number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x0 14.--15. " SWAC ,Secure world access control" "Non-secure & Secure,Non-secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 12. " BAS ,Byte 7 address select" "0,1"
|
|
bitfld.long 0x0 11. ",Byte 6 address select" "0,1"
|
|
bitfld.long 0x0 10. ",Byte 5 address select" "0,1"
|
|
bitfld.long 0x0 9. ",Byte 4 address select" "0,1"
|
|
bitfld.long 0x0 8. ",Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
textline " "
|
|
bitfld.long 0x0 3.--4. " RD/WR ,Load/Store access control" "Reserved,Load,Store,Any"
|
|
bitfld.long 0x0 1.--2. " PAC ,Privileged access control" "Reserved,Privileged,USR,Any"
|
|
textline " "
|
|
bitfld.long 0x0 0. " WE ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x63++0x00
|
|
line.long 0x00 "WVR3,Watchpoint Value Register 3"
|
|
hexmask.long 0x00 2.--31. 0x04 " WA3 ,Watchpoint Address 3"
|
|
group c14:0x73--0x73
|
|
line.long 0x0 "WCR3,Watchpoint Control Register 3"
|
|
bitfld.long 0x0 24.--28. " WAM ,Watchpoint address mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x0 20. " EL ,Enable Linking" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " LBN ,Linked BRP number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x0 14.--15. " SWAC ,Secure world access control" "Non-secure & Secure,Non-secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 12. " BAS ,Byte 7 address select" "0,1"
|
|
bitfld.long 0x0 11. ",Byte 6 address select" "0,1"
|
|
bitfld.long 0x0 10. ",Byte 5 address select" "0,1"
|
|
bitfld.long 0x0 9. ",Byte 4 address select" "0,1"
|
|
bitfld.long 0x0 8. ",Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
textline " "
|
|
bitfld.long 0x0 3.--4. " RD/WR ,Load/Store access control" "Reserved,Load,Store,Any"
|
|
bitfld.long 0x0 1.--2. " PAC ,Privileged access control" "Reserved,Privileged,USR,Any"
|
|
textline " "
|
|
bitfld.long 0x0 0. " WE ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x64++0x00
|
|
line.long 0x00 "WVR4,Watchpoint Value Register 4"
|
|
hexmask.long 0x00 2.--31. 0x04 " WA4 ,Watchpoint Address 4"
|
|
group c14:0x74--0x74
|
|
line.long 0x0 "WCR4,Watchpoint Control Register 4"
|
|
bitfld.long 0x0 24.--28. " WAM ,Watchpoint address mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x0 20. " EL ,Enable Linking" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " LBN ,Linked BRP number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x0 14.--15. " SWAC ,Secure world access control" "Non-secure & Secure,Non-secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 12. " BAS ,Byte 7 address select" "0,1"
|
|
bitfld.long 0x0 11. ",Byte 6 address select" "0,1"
|
|
bitfld.long 0x0 10. ",Byte 5 address select" "0,1"
|
|
bitfld.long 0x0 9. ",Byte 4 address select" "0,1"
|
|
bitfld.long 0x0 8. ",Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
textline " "
|
|
bitfld.long 0x0 3.--4. " RD/WR ,Load/Store access control" "Reserved,Load,Store,Any"
|
|
bitfld.long 0x0 1.--2. " PAC ,Privileged access control" "Reserved,Privileged,USR,Any"
|
|
textline " "
|
|
bitfld.long 0x0 0. " WE ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x65++0x00
|
|
line.long 0x00 "WVR5,Watchpoint Value Register 5"
|
|
hexmask.long 0x00 2.--31. 0x04 " WA5 ,Watchpoint Address 5"
|
|
group c14:0x75--0x75
|
|
line.long 0x0 "WCR5,Watchpoint Control Register 5"
|
|
bitfld.long 0x0 24.--28. " WAM ,Watchpoint address mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x0 20. " EL ,Enable Linking" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " LBN ,Linked BRP number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x0 14.--15. " SWAC ,Secure world access control" "Non-secure & Secure,Non-secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 12. " BAS ,Byte 7 address select" "0,1"
|
|
bitfld.long 0x0 11. ",Byte 6 address select" "0,1"
|
|
bitfld.long 0x0 10. ",Byte 5 address select" "0,1"
|
|
bitfld.long 0x0 9. ",Byte 4 address select" "0,1"
|
|
bitfld.long 0x0 8. ",Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
textline " "
|
|
bitfld.long 0x0 3.--4. " RD/WR ,Load/Store access control" "Reserved,Load,Store,Any"
|
|
bitfld.long 0x0 1.--2. " PAC ,Privileged access control" "Reserved,Privileged,USR,Any"
|
|
textline " "
|
|
bitfld.long 0x0 0. " WE ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x66++0x00
|
|
line.long 0x00 "WVR6,Watchpoint Value Register 6"
|
|
hexmask.long 0x00 2.--31. 0x04 " WA6 ,Watchpoint Address 6"
|
|
group c14:0x76--0x76
|
|
line.long 0x0 "WCR6,Watchpoint Control Register 6"
|
|
bitfld.long 0x0 24.--28. " WAM ,Watchpoint address mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x0 20. " EL ,Enable Linking" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " LBN ,Linked BRP number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x0 14.--15. " SWAC ,Secure world access control" "Non-secure & Secure,Non-secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 12. " BAS ,Byte 7 address select" "0,1"
|
|
bitfld.long 0x0 11. ",Byte 6 address select" "0,1"
|
|
bitfld.long 0x0 10. ",Byte 5 address select" "0,1"
|
|
bitfld.long 0x0 9. ",Byte 4 address select" "0,1"
|
|
bitfld.long 0x0 8. ",Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
textline " "
|
|
bitfld.long 0x0 3.--4. " RD/WR ,Load/Store access control" "Reserved,Load,Store,Any"
|
|
bitfld.long 0x0 1.--2. " PAC ,Privileged access control" "Reserved,Privileged,USR,Any"
|
|
textline " "
|
|
bitfld.long 0x0 0. " WE ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x67++0x00
|
|
line.long 0x00 "WVR7,Watchpoint Value Register 7"
|
|
hexmask.long 0x00 2.--31. 0x04 " WA7 ,Watchpoint Address 7"
|
|
group c14:0x77--0x77
|
|
line.long 0x0 "WCR7,Watchpoint Control Register 7"
|
|
bitfld.long 0x0 24.--28. " WAM ,Watchpoint address mask" "Not masked,Reserved,Reserved,0x7,0xF,0x1F,0x3F,0x7F,0xFF,0x1FF,0x3FF,0x7FF,0xFFF,0x1FFF,0x3FFF,0x7FFF,0xFFFF,0x1FFFF,0x3FFFF,0x7FFFF,0xFFFFF,0x1FFFFF,0x3FFFFF,0x7FFFFF,0xFFFFFF,0x1FFFFFF,0x3FFFFFF,0x7FFFFFF,0xFFFFFFF,0x1FFFFFFF,0x3FFFFFFF,0x7FFFFFFF"
|
|
bitfld.long 0x0 20. " EL ,Enable Linking" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0 16.--19. " LBN ,Linked BRP number" "BRP,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x0 14.--15. " SWAC ,Secure world access control" "Non-secure & Secure,Non-secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x0 12. " BAS ,Byte 7 address select" "0,1"
|
|
bitfld.long 0x0 11. ",Byte 6 address select" "0,1"
|
|
bitfld.long 0x0 10. ",Byte 5 address select" "0,1"
|
|
bitfld.long 0x0 9. ",Byte 4 address select" "0,1"
|
|
bitfld.long 0x0 8. ",Byte 3 address select" "0,1"
|
|
bitfld.long 0x0 7. ",Byte 2 address select" "0,1"
|
|
bitfld.long 0x0 6. ",Byte 1 address select" "0,1"
|
|
bitfld.long 0x0 5. ",Byte 0 address select" "0,1"
|
|
textline " "
|
|
bitfld.long 0x0 3.--4. " RD/WR ,Load/Store access control" "Reserved,Load,Store,Any"
|
|
bitfld.long 0x0 1.--2. " PAC ,Privileged access control" "Reserved,Privileged,USR,Any"
|
|
textline " "
|
|
bitfld.long 0x0 0. " WE ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x006--0x006
|
|
line.long 0x0 "WFAR,Watchpoint Fault Address Register"
|
|
hexmask.long.long 0x00 1.--31. 0x02 " WFAR ,Address of the watchpointed instruction"
|
|
tree.end
|
|
AUTOINDENT.POP
|
|
tree.end
|
|
endif
|
|
config 16. 8.
|
|
tree "CPU-R (CPU Registers)"
|
|
base ad:0xA00B0800
|
|
width 13.
|
|
if (((per.l(ad:0xA00B0000+0x34))&0x03)==(0x00||0x01))
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SYTATCMWAIT,ATCM Wait Control Register"
|
|
bitfld.long 0x00 0.--1. " ATCMWAIT ,ATCM wait setting" "1-wait with optimization,1-wait without optimization,0-wait,?..."
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SYTATCMWAIT,ATCM Wait Control Register"
|
|
bitfld.long 0x00 0.--1. " ATCMWAIT ,ATCM wait setting" "1-wait with optimization,1-wait without optimization,?..."
|
|
endif
|
|
sif cpuis("R7S910?1?-CM3")
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "SYTSEMFEN,Semaphore Enable Register"
|
|
bitfld.long 0x00 0. " SEMFEN ,Read clear function enable" "Disabled,Enabled"
|
|
if (((per.l(ad:0xA00B0000+0x920))&0x01)==0x01)
|
|
hgroup.long 0x130++0x03
|
|
hide.long 0x00 "SYTSEMF0,Semaphore Register 0"
|
|
in
|
|
else
|
|
group.long 0x130++0x03
|
|
line.long 0x00 "SYTSEMF0,Semaphore Register 0"
|
|
bitfld.long 0x00 0. " SEMF0 ,Semaphore bit 0" "Being used,Not being used"
|
|
endif
|
|
if (((per.l(ad:0xA00B0000+0x920))&0x01)==0x01)
|
|
hgroup.long 0x134++0x03
|
|
hide.long 0x00 "SYTSEMF1,Semaphore Register 1"
|
|
in
|
|
else
|
|
group.long 0x134++0x03
|
|
line.long 0x00 "SYTSEMF1,Semaphore Register 1"
|
|
bitfld.long 0x00 0. " SEMF1 ,Semaphore bit 1" "Being used,Not being used"
|
|
endif
|
|
if (((per.l(ad:0xA00B0000+0x920))&0x01)==0x01)
|
|
hgroup.long 0x138++0x03
|
|
hide.long 0x00 "SYTSEMF2,Semaphore Register 2"
|
|
in
|
|
else
|
|
group.long 0x138++0x03
|
|
line.long 0x00 "SYTSEMF2,Semaphore Register 2"
|
|
bitfld.long 0x00 0. " SEMF2 ,Semaphore bit 2" "Being used,Not being used"
|
|
endif
|
|
if (((per.l(ad:0xA00B0000+0x920))&0x01)==0x01)
|
|
hgroup.long 0x13C++0x03
|
|
hide.long 0x00 "SYTSEMF3,Semaphore Register 3"
|
|
in
|
|
else
|
|
group.long 0x13C++0x03
|
|
line.long 0x00 "SYTSEMF3,Semaphore Register 3"
|
|
bitfld.long 0x00 0. " SEMF3 ,Semaphore bit 3" "Being used,Not being used"
|
|
endif
|
|
if (((per.l(ad:0xA00B0000+0x920))&0x01)==0x01)
|
|
hgroup.long 0x140++0x03
|
|
hide.long 0x00 "SYTSEMF4,Semaphore Register 4"
|
|
in
|
|
else
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "SYTSEMF4,Semaphore Register 4"
|
|
bitfld.long 0x00 0. " SEMF4 ,Semaphore bit 4" "Being used,Not being used"
|
|
endif
|
|
if (((per.l(ad:0xA00B0000+0x920))&0x01)==0x01)
|
|
hgroup.long 0x144++0x03
|
|
hide.long 0x00 "SYTSEMF5,Semaphore Register 5"
|
|
in
|
|
else
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "SYTSEMF5,Semaphore Register 5"
|
|
bitfld.long 0x00 0. " SEMF5 ,Semaphore bit 5" "Being used,Not being used"
|
|
endif
|
|
if (((per.l(ad:0xA00B0000+0x920))&0x01)==0x01)
|
|
hgroup.long 0x148++0x03
|
|
hide.long 0x00 "SYTSEMF6,Semaphore Register 6"
|
|
in
|
|
else
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "SYTSEMF6,Semaphore Register 6"
|
|
bitfld.long 0x00 0. " SEMF6 ,Semaphore bit 6" "Being used,Not being used"
|
|
endif
|
|
if (((per.l(ad:0xA00B0000+0x920))&0x01)==0x01)
|
|
hgroup.long 0x14C++0x03
|
|
hide.long 0x00 "SYTSEMF7,Semaphore Register 7"
|
|
in
|
|
else
|
|
group.long 0x14C++0x03
|
|
line.long 0x00 "SYTSEMF7,Semaphore Register 7"
|
|
bitfld.long 0x00 0. " SEMF7 ,Semaphore bit 7" "Being used,Not being used"
|
|
endif
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "OMR (Operating Modes Registers)"
|
|
base ad:0xA00B0A60
|
|
width 8.
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "MDMONR,Mode Monitor Register"
|
|
bitfld.long 0x00 2. " MD2 ,MD2 pin status flag" "Low,High"
|
|
bitfld.long 0x00 1. " MD1 ,MD1 pin status flag" "Low,High"
|
|
bitfld.long 0x00 0. " MD0 ,MD0 pin status flag" "Low,High"
|
|
width 0x0B
|
|
tree.end
|
|
tree "RST (Reset Registers)"
|
|
base ad:0xA00B0200
|
|
width 8.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "RSTSR0,Reset Status Register 0"
|
|
bitfld.long 0x00 3. " SWR1F ,Software reset detect flag" "Not detected,Detected"
|
|
bitfld.long 0x00 2. " ECMRF ,ECM reset detect flag" "Not detected,Detected"
|
|
bitfld.long 0x00 1. " TRF ,RES# pin reset detect flag" "Not detected,Detected"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SWRR1,Software Reset Register 1"
|
|
sif cpuis("R7S910?1?-CM3")
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "SWRR2,Software Reset Register 2"
|
|
endif
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "MRCTLC,Module Reset Control Register C"
|
|
bitfld.long 0x00 1. " MRUSBH ,USB (host) reset control" "Released,Reset"
|
|
bitfld.long 0x00 0. " MRUSBF ,USB (func) reset control" "Released,Reset"
|
|
width 0x0B
|
|
tree.end
|
|
tree "CGC (Clock Generation Circuit Registers)"
|
|
base ad:0xA00B0020
|
|
width 9.
|
|
group.long 0x00++0x0B
|
|
line.long 0x00 "SCKCR,System Clock Control Register"
|
|
bitfld.long 0x00 20. " TCLK ,Trace interface clock" "150MHz,75MHz"
|
|
bitfld.long 0x00 16. " SERICK ,High-speed serial clock select" "150MHz,120MHz"
|
|
bitfld.long 0x00 14.--15. " ETCKS ,Ethernet clock D select" "12.5MHz,6.25MHz,3.125MHz,1.563MHz"
|
|
newline
|
|
bitfld.long 0x00 12. " ETCKE ,Ethernet clock E select" "25MHz,50MHz"
|
|
bitfld.long 0x00 8.--10. " CKIO ,External bus clock select" "75MHz,50MHz,37.5MHz,30MHz,25MHz,21.43MHz,18.75MHz,?..."
|
|
bitfld.long 0x00 4.--5. " PCKE ,Peripheral module clock E select" "75MHz,37.5MHz,18.75MHz,?..."
|
|
newline
|
|
bitfld.long 0x00 2.--3. " PCKF ,Peripheral module clock F select" "60MHz,30MHz,15MHz,7.5MHz"
|
|
bitfld.long 0x00 0.--1. " PCKG ,Peripheral module clock G select" "60MHz,30MHz,15MHz,7.5MHz"
|
|
line.long 0x04 "SCKCR2,System Clock Control Register 2"
|
|
bitfld.long 0x04 0. " CKSEL0 , System clock source select" "PLL0,PLL1"
|
|
line.long 0x08 "DSCR,Delta-Sigma Interface Clock Control Register"
|
|
bitfld.long 0x08 20. " DSINV1 ,Delta-Sigma interface clock 1 polarity select" "Not inverted,Inverted"
|
|
bitfld.long 0x08 17.--19. " DSCK1 ,Delta-Sigma interface clock 1 frequency select" "25MHz,18.75MHz,12.5MHz,9.375MHz,6.25MHz,?..."
|
|
bitfld.long 0x08 16. " DSSEL1 ,Delta-Sigma interface clock 1 supply source select" "Outside the LSI,Clock generation circuit"
|
|
newline
|
|
bitfld.long 0x08 5. " DCHSEL ,Delta-Sigma interface supply channel select" "MCLK0 MCLK1 and MCLK2,MCLK0"
|
|
bitfld.long 0x08 4. " DSINV0 ,Delta-Sigma interface clock 0 polarity select" "Not inverted,Inverted"
|
|
bitfld.long 0x08 1.--3. " DSCK0 ,Delta-Sigma interface clock 1 frequency select" "25MHz,18.75MHz,12.5MHz,9.375MHz,6.25MHz,?..."
|
|
newline
|
|
bitfld.long 0x08 0. " DSSEL0 ,Delta-Sigma interface clock 0 supply source select" "Outside the LSI,Clock generation circuit"
|
|
group.long 0x14++0x07
|
|
line.long 0x00 "PLL1CR,PLL1 Control Register"
|
|
sif cpuis("R7S910007")||cpuis("R7S910013")||cpuis("R7S910017-CR4")||cpuis("R7S910018-CR4")||cpuis("R7S910027")||cpuis("R7S910028")||cpuis("R7S910107")||cpuis("R7S910113")||cpuis("R7S910117-CR4")||cpuis("R7S910116-CR4")||cpuis("R7S910118-CR4")||cpuis("R7S910127")||cpuis("R7S910128")
|
|
bitfld.long 0x00 0.--1. " CPUCKSEL ,CPU operating frequency select" ",300MHz,450MHz,600MHz"
|
|
elif cpuis("R7S910001")||cpuis("R7S910002")||cpuis("R7S910006")||cpuis("R7S910011")||cpuis("R7S910015-CR4")||cpuis("R7S910016-CR4")||cpuis("R7S910025")||cpuis("R7S910026")||cpuis("R7S910101")||cpuis("R7S910102")||cpuis("R7S910106")||cpuis("R7S910111")||cpuis("R7S910115-CR4")||cpuis("R7S910116-CR4")||cpuis("R7S910125")||cpuis("R7S910125")
|
|
bitfld.long 0x00 0.--1. " CPUCKSEL ,CPU operating frequency select" ",300MHz,450MHz,?..."
|
|
elif cpuis("R7S910035")||cpuis("R7S910036")||cpuis("R7S910135")||cpuis("R7S910136")
|
|
bitfld.long 0x00 0.--1. " CPUCKSEL ,CPU operating frequency select" ",300MHz,?..."
|
|
elif cpuis("R7S910?1?-CM3")
|
|
bitfld.long 0x00 0.--1. " CPUCKSEL ,CPU operating frequency select" "150MHz,?..."
|
|
endif
|
|
line.long 0x04 "PLL1CR2,PLL1 Control Register 2"
|
|
bitfld.long 0x04 0. " PLL1EN ,PLL1 operation control" "Stopped,Running"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "LOCOCR,Low-Speed On-Chip Oscillator Control Register"
|
|
bitfld.long 0x00 0. " LCSTP ,LOCO stop" "Running,Stopped"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "OSTDCR,Oscillation Stop Detection Control Register"
|
|
bitfld.long 0x00 7. " OSTDE ,Oscillation stop detection function enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " OSTDIE ,Oscillation stop detection interrupt enable" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree.open "CLMA (Clock Monitor Circuit)"
|
|
tree "CLMA0"
|
|
base ad:0xA0090000
|
|
width 6.
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "CTL0,Control Register 0"
|
|
bitfld.byte 0x00 0. " CLME ,Clock monitor enable" "Disabled,Enabled"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "CMPL,Compare Register L"
|
|
hexmask.word 0x00 0.--11. 1. " CMPL ,Lower threshold"
|
|
group.word 0x0C++0x01
|
|
line.word 0x00 "CMPH,Compare Register H"
|
|
hexmask.word 0x00 0.--11. 1. " CMPH ,Upper threshold"
|
|
wgroup.byte 0x10++0x00
|
|
line.byte 0x00 "PCMD,Protection Command Register"
|
|
rgroup.byte 0x14++0x00
|
|
line.byte 0x00 "PS,Protection Status Register"
|
|
bitfld.byte 0x00 0. " PRERR ,Protection write sequence error monitor" "Not occurred,Occurred"
|
|
sif !cpuis("R7S91000*")&&!cpuis("R7S91010*")&&!cpuis("R7S9100*")&&!cpuis("R7S9101*")
|
|
group.byte 0x18++0x00
|
|
line.byte 0x00 "EMU0, Emulation Register 0"
|
|
bitfld.byte 0x00 0.--1. " SLFST ,Higher/Lower value of FCLMATMON" "Within/Within,Within/Below,Exceed/Within,?..."
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "CLMA1"
|
|
base ad:0xA0090020
|
|
width 6.
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "CTL0,Control Register 0"
|
|
bitfld.byte 0x00 0. " CLME ,Clock monitor enable" "Disabled,Enabled"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "CMPL,Compare Register L"
|
|
hexmask.word 0x00 0.--11. 1. " CMPL ,Lower threshold"
|
|
group.word 0x0C++0x01
|
|
line.word 0x00 "CMPH,Compare Register H"
|
|
hexmask.word 0x00 0.--11. 1. " CMPH ,Upper threshold"
|
|
wgroup.byte 0x10++0x00
|
|
line.byte 0x00 "PCMD,Protection Command Register"
|
|
rgroup.byte 0x14++0x00
|
|
line.byte 0x00 "PS,Protection Status Register"
|
|
bitfld.byte 0x00 0. " PRERR ,Protection write sequence error monitor" "Not occurred,Occurred"
|
|
sif !cpuis("R7S91000*")&&!cpuis("R7S91010*")&&!cpuis("R7S9100*")&&!cpuis("R7S9101*")
|
|
group.byte 0x18++0x00
|
|
line.byte 0x00 "EMU0, Emulation Register 0"
|
|
bitfld.byte 0x00 0.--1. " SLFST ,Higher/Lower value of FCLMATMON" "Within/Within,Within/Below,Exceed/Within,?..."
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "CLMA2"
|
|
base ad:0xA0090040
|
|
width 6.
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "CTL0,Control Register 0"
|
|
bitfld.byte 0x00 0. " CLME ,Clock monitor enable" "Disabled,Enabled"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "CMPL,Compare Register L"
|
|
hexmask.word 0x00 0.--11. 1. " CMPL ,Lower threshold"
|
|
group.word 0x0C++0x01
|
|
line.word 0x00 "CMPH,Compare Register H"
|
|
hexmask.word 0x00 0.--11. 1. " CMPH ,Upper threshold"
|
|
wgroup.byte 0x10++0x00
|
|
line.byte 0x00 "PCMD,Protection Command Register"
|
|
rgroup.byte 0x14++0x00
|
|
line.byte 0x00 "PS,Protection Status Register"
|
|
bitfld.byte 0x00 0. " PRERR ,Protection write sequence error monitor" "Not occurred,Occurred"
|
|
sif !cpuis("R7S91000*")&&!cpuis("R7S91010*")&&!cpuis("R7S9100*")&&!cpuis("R7S9101*")
|
|
group.byte 0x18++0x00
|
|
line.byte 0x00 "EMU0, Emulation Register 0"
|
|
bitfld.byte 0x00 0.--1. " SLFST ,Higher/Lower value of FCLMATMON" "Within/Within,Within/Below,Exceed/Within,?..."
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree "LPCF (Low-Power Consumption Function)"
|
|
base ad:0xA00B0300
|
|
width 9.
|
|
group.long 0x00++0x17
|
|
line.long 0x00 "MSTPCRA,Module Stop Control Register A"
|
|
bitfld.long 0x00 11. " MSTPCRA11 ,MTU3a module stop" "Released,Transitioned"
|
|
bitfld.long 0x00 9. " MSTPCRA9 ,GPTa module stop" "Released,Transitioned"
|
|
bitfld.long 0x00 8. " MSTPCRA8 ,TPUa unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x00 7. " MSTPCRA7 ,TPUa unit 1 module stop" "Released,Transitioned"
|
|
newline
|
|
bitfld.long 0x00 6. " MSTPCRA6 ,PPG unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x00 5. " MSTPCRA5 ,PPG unit 1 module stop" "Released,Transitioned"
|
|
bitfld.long 0x00 4. " MSTPCRA4 ,CMT unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x00 3. " MSTPCRA3 ,CMT unit 1 module stop" "Released,Transitioned"
|
|
newline
|
|
bitfld.long 0x00 2. " MSTPCRA2 ,CMT unit 2 module stop" "Released,Transitioned"
|
|
bitfld.long 0x00 1. " MSTPCRA1 ,CMTW unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x00 0. " MSTPCRA0 ,CMTW unit 1 module stop" "Released,Transitioned"
|
|
line.long 0x04 "MSTPCRB,Module Stop Control Register B"
|
|
bitfld.long 0x04 19. " MSTPCRB19 ,CLKOUT25Mn stop" "Permitted,Stopped"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910002")&&!cpuis("R7S910006")&&!cpuis("R7S910007")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910101")&&!cpuis("R7S910102")&&!cpuis("R7S910106")&&!cpuis("R7S910107")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x04 18. " MSTPCRB18 ,Ethernet MAC/HW-RTOS module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 17. " MSTPCRB17 ,Ethernet RMII module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 16. " MSTPCRB16 ,Ethernet MDIO module stop" "Released,Transitioned"
|
|
else
|
|
bitfld.long 0x04 17. " MSTPCRB17 ,Ethernet RMII module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 16. " MSTPCRB16 ,Ethernet MDIO module stop" "Released,Transitioned"
|
|
endif
|
|
newline
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910002")&&!cpuis("R7S910006")&&!cpuis("R7S910007")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910101")&&!cpuis("R7S910102")&&!cpuis("R7S910106")&&!cpuis("R7S910107")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x04 15. " MSTPCRB15 ,EtherCAT module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 14. " MSTPCRB14 ,Ethernet switch module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 13. " MSTPCRB13 ,RSPia unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 12. " MSTPCRB12 ,RSPia unit 1 module stop" "Released,Transitioned"
|
|
else
|
|
bitfld.long 0x04 14. " MSTPCRB14 ,Ethernet switch module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 13. " MSTPCRB13 ,RSPia unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 12. " MSTPCRB12 ,RSPia unit 1 module stop" "Released,Transitioned"
|
|
endif
|
|
newline
|
|
bitfld.long 0x04 11. " MSTPCRB11 ,RSPia unit 2 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 10. " MSTPCRB10 ,RSPia unit 3 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 9. " MSTPCRB9 ,SCIFA unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 8. " MSTPCRB8 ,SCIFA unit 1 module stop" "Released,Transitioned"
|
|
newline
|
|
bitfld.long 0x04 7. " MSTPCRB7 ,SCIFA unit 2 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 6. " MSTPCRB6 ,SCIFA unit 3 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 5. " MSTPCRB5 ,SCIFA unit 4 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 3. " MSTPCRB3 ,RIICa unit 0 module stop" "Released,Transitioned"
|
|
newline
|
|
bitfld.long 0x04 2. " MSTPCRB2 ,RIICa unit 1 module stop" "Released,Transitioned"
|
|
bitfld.long 0x04 1. " MSTPCRB1 ,RSCAN module stop" "Released,Transitioned"
|
|
line.long 0x08 "MSTPCRC,Module Stop Control Register C"
|
|
bitfld.long 0x08 14. " MSTPCRC14 ,CLMA unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 13. " MSTPCRC13 ,CLMA unit 1 module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 12. " MSTPCRC12 ,CLMA unit 2 module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 11. " MSTPCRC11 ,CRC module stop" "Released,Transitioned"
|
|
newline
|
|
bitfld.long 0x08 10. " MSTPCRC10 ,DOC module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 9. " MSTPCRC9 ,SPIBSC module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 8. " MSTPCRC8 ,CKIO stop" "Released,Transitioned"
|
|
bitfld.long 0x08 7. " MSTPCRC5 ,BSC module stop" "Released,Transitioned"
|
|
newline
|
|
bitfld.long 0x08 6. " MSTPCRC6 ,ELC module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 5. " MSTPCRC5 ,ADC unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 4. " MSTPCRC4 ,ADC unit 1 module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 3. " MSTPCRC3 ,Temperature sensor module stop" "Released,Transitioned"
|
|
newline
|
|
bitfld.long 0x08 2. " MSTPCRC2 ,Delta-sigma interface module stop" "Released,Transitioned"
|
|
bitfld.long 0x08 1. " MSTPCRC1 ,USB module stop" "Released,Transitioned"
|
|
line.long 0x0C "MSTPCRD,Module Stop Control Register D"
|
|
bitfld.long 0x0C 2. " MSTPCRD2 ,SSI module stop" "Released,Transitioned"
|
|
line.long 0x10 "MSTPCRE,Module Stop Control Register E"
|
|
bitfld.long 0x10 5. " MSTPCRE5 ,DMAC unit 0 module stop" "Released,Transitioned"
|
|
bitfld.long 0x10 4. " MSTPCRE4 ,DMAC unit 1 module stop" "Released,Transitioned"
|
|
bitfld.long 0x10 0. " MSTPCRE0 ,Encode interface module stop" "Released,Transitioned"
|
|
line.long 0x14 "MSTPCRF,Module Stop Control Register F"
|
|
bitfld.long 0x14 0. " MSTPCRF0 ,Coresight module stop" "Released,Transitioned"
|
|
width 0x0B
|
|
tree.end
|
|
tree "DI (Debugging Interface)"
|
|
base ad:0xA00B0A00
|
|
width 10.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "DBGIFCNT,Debugging Interface Control Register"
|
|
bitfld.long 0x00 0.--1. " SWVSEL ,SWV output select" "Not output,TDO,TRACEDATA0,TRACECTL"
|
|
width 0x0B
|
|
tree.end
|
|
tree "RWPF (Register Write Protection Function)"
|
|
base ad:0xA00B0B00
|
|
width 6.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "PRCR,Protect Register"
|
|
hexmask.long.byte 0x00 8.--15. 1. " PRKEY ,PRC key code"
|
|
bitfld.long 0x00 3. " PRC3 ,Protect 3" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " PRC1 ,Protect 1" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " PRC0 ,Protect 0" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "ICUA (Interrupt Controller)"
|
|
base ad:0xA0094200
|
|
width 10.
|
|
group.long 0x0++0x03
|
|
line.long 0x00 "IRQCR0,IRQ Control Register 0"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x4++0x03
|
|
line.long 0x00 "IRQCR1,IRQ Control Register 1"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "IRQCR2,IRQ Control Register 2"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "IRQCR3,IRQ Control Register 3"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "IRQCR4,IRQ Control Register 4"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "IRQCR5,IRQ Control Register 5"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "IRQCR6,IRQ Control Register 6"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "IRQCR7,IRQ Control Register 7"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "IRQCR8,IRQ Control Register 8"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x24++0x03
|
|
line.long 0x00 "IRQCR9,IRQ Control Register 9"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "IRQCR10,IRQ Control Register 10"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "IRQCR11,IRQ Control Register 11"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "IRQCR12,IRQ Control Register 12"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "IRQCR13,IRQ Control Register 13"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "IRQCR14,IRQ Control Register 14"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "IRQCR15,IRQ Control Register 15"
|
|
bitfld.long 0x00 0.--1. " IRQMD ,IRQ detection sense select" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x40++0x07
|
|
line.long 0x00 "IRQFLTE,IRQ Pin Digital Noise Filter Enable Register"
|
|
bitfld.long 0x00 15. " FLTEN15 ,IRQ15 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 14. " FLTEN14 ,IRQ14 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 13. " FLTEN13 ,IRQ13 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " FLTEN12 ,IRQ12 digital noise filter enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 11. " FLTEN11 ,IRQ11 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " FLTEN10 ,IRQ10 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 9. " FLTEN9 ,IRQ9 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " FLTEN8 ,IRQ8 digital noise filter enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " FLTEN7 ,IRQ7 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " FLTEN6 ,IRQ6 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " FLTEN5 ,IRQ5 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " FLTEN4 ,IRQ4 digital noise filter enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. " FLTEN3 ,IRQ3 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " FLTEN2 ,IRQ2 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " FLTEN1 ,IRQ1 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " FLTEN0 ,IRQ0 digital noise filter enable" "Disabled,Enabled"
|
|
line.long 0x04 "IRQFLTC,IRQ Pin Digital Noise Filter Setting Register"
|
|
bitfld.long 0x04 30.--31. " FCLKSEL15 ,IRQ15 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 28.--29. " FCLKSEL14 ,IRQ14 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 26.--27. " FCLKSEL13 ,IRQ13 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 24.--25. " FCLKSEL12 ,IRQ12 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
newline
|
|
bitfld.long 0x04 22.--23. " FCLKSEL11 ,IRQ11 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 20.--21. " FCLKSEL10 ,IRQ10 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 18.--19. " FCLKSEL9 ,IRQ9 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 16.--17. " FCLKSEL8 ,IRQ8 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
newline
|
|
bitfld.long 0x04 14.--15. " FCLKSEL7 ,IRQ7 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 12.--13. " FCLKSEL6 ,IRQ6 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 10.--11. " FCLKSEL5 ,IRQ5 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 8.--9. " FCLKSEL4 ,IRQ4 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
newline
|
|
bitfld.long 0x04 6.--7. " FCLKSEL3 ,IRQ3 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 4.--5. " FCLKSEL2 ,IRQ2 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 2.--3. " FCLKSEL1 ,IRQ1 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 0.--1. " FCLKSEL0 ,IRQ0 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
rgroup.long 0x48++0x03
|
|
line.long 0x00 "NMISR,Non-maskable Interrupt Status Register"
|
|
bitfld.long 0x00 1. " ECMST ,ECM error status" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " NMIST ,NMI status flag" "Not requested,Requested"
|
|
group.long 0x4C++0x0F
|
|
line.long 0x00 "NMICLR,Non-maskable Interrupt Status Clear Register"
|
|
bitfld.long 0x00 1. " ECMCLR ,ECM clear" "Disabled,Cleared"
|
|
bitfld.long 0x00 0. " NMICLR ,NMI clear" "Disabled,Cleared"
|
|
line.long 0x04 "NMICR,NMI Pin Interrupt Control Register"
|
|
bitfld.long 0x04 3. " NMIMD ,NMI detection setting" "Falling edge,Rising edge"
|
|
line.long 0x08 "NMIFLTE,NMI Pin Digital Noise Filter Enable Register"
|
|
bitfld.long 0x08 0. " NFLTEN ,NMI digital noise filter enable" "Disabled,Enabled"
|
|
line.long 0x0C "NMIFLTC,NMI Pin Digital Noise Filter Setting Register"
|
|
bitfld.long 0x0C 0.--1. " NFCLKSEL ,NMI digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
group.long 0x5C++0x03
|
|
line.long 0x00 "EPHYCR0,EtherPHY Control Register 0"
|
|
bitfld.long 0x00 2.--3. " EPHYMD ,EtherPHY interrupt detection setting" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "EPHYCR1,EtherPHY Control Register 1"
|
|
bitfld.long 0x00 2.--3. " EPHYMD ,EtherPHY interrupt detection setting" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "EPHYCR2,EtherPHY Control Register 2"
|
|
bitfld.long 0x00 2.--3. " EPHYMD ,EtherPHY interrupt detection setting" "Low level,Falling edge,Rising edge,Both edges"
|
|
group.long 0x68++0x0F
|
|
line.long 0x00 "EPHYFLTE,Ethernet PHY Interrupt Request Pin Digital Noise Filter Enable Register"
|
|
bitfld.long 0x00 2. " EFLTEN2 ,Ethernet PHY2 interrupt digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " EFLTEN1 ,Ethernet PHY1 interrupt digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EFLTEN0 ,Ethernet PHY0 interrupt digital noise filter enable" "Disabled,Enabled"
|
|
line.long 0x04 "EPHYFLTC,Ethernet PHY Interrupt Request Pin Digital Noise Filter Setting Register"
|
|
bitfld.long 0x04 4.--5. " EFCLKSEL2 ,Ethernet PHY2 interrupts digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 2.--3. " EFCLKSEL1 ,Ethernet PHY1 interrupts digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x04 0.--1. " EFCLKSEL0 ,Ethernet PHY0 interrupts digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
line.long 0x08 "DREQFLTE,External DMA Request Pin Digital Noise Enable Register"
|
|
bitfld.long 0x08 2. " DFLTEN2 ,DREQ2 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x08 1. " DFLTEN1 ,DREQ1 digital noise filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x08 0. " DFLTEN0 ,DREQ0 digital noise filter enable" "Disabled,Enabled"
|
|
line.long 0x0C "DREQFLTC,External DMA Request Pin Digital Noise Setting Register"
|
|
bitfld.long 0x0C 4.--5. " DFCLKSEL2 ,DREQ2 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x0C 2.--3. " DFCLKSEL1 ,DREQ1 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
bitfld.long 0x0C 0.--1. " DFCLKSEL0 ,DREQ0 digital noise filter sampling clock setting" "PCLKB,PCLKB/8,PCLKB/32,PCLKB/64"
|
|
sif cpuis("R7S910?15-CR4")||cpuis("R7S910016-CR4")||cpuis("R7S910017-CR4")||cpuis("R7S910018-CR4")||cpuis("R7S910?15-CM3")
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "CPUINT,Interrupts Between The CPUs Request Register"
|
|
bitfld.long 0x00 16. " CR4INT ,Cortex-R4 interrupt request" "Disabled,Requested"
|
|
bitfld.long 0x00 0. " CM3INT ,Cortex-M3 interrupt request" "Disabled,Requested"
|
|
endif
|
|
width 0x0B
|
|
sif cpuis("R7S910015-CR4")||cpuis("R7S910016-CR4")||cpuis("R7S910017-CR4")||cpuis("R7S910018-CR4")||cpuis("R7S910115-CR4")||cpuis("R7S910116-CR4")||cpuis("R7S910117-CR4")||cpuis("R7S910118-CR4")
|
|
tree "R4VIC (Cortex-R4 Vector Interrupt Controller)"
|
|
base ad:0xA0010000
|
|
width 7.
|
|
tree "IRQ[300:0]"
|
|
group.long 0x00++0x1F
|
|
line.long 0x00 "IRQS0,IRQ Status Register 0"
|
|
bitfld.long 0x00 31. " IRQ31 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " IRQ30 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " IRQ29 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 28. " IRQ28 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 27. " IRQ27 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " IRQ26 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 25. " IRQ25 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " IRQ24 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 23. " IRQ23 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 22. " IRQ22 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " IRQ21 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " IRQ20 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " IRQ19 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " IRQ18 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " IRQ17 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 16. " IRQ16 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 15. " IRQ15 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " IRQ14 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 13. " IRQ13 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " IRQ12 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 11. " IRQ11 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 10. " IRQ10 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " IRQ9 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " IRQ8 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " IRQ7 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " IRQ6 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " IRQ5 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 4. " IRQ4 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " IRQ3 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " IRQ2 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 1. " IRQ1 ,Interrupt status flag" "Not requested,Requested"
|
|
line.long 0x04 "IRQS1,IRQ Status Register 1"
|
|
bitfld.long 0x04 31. " IRQ63 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 30. " IRQ62 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 29. " IRQ61 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 28. " IRQ60 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 27. " IRQ59 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 26. " IRQ58 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 25. " IRQ57 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 24. " IRQ56 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 23. " IRQ55 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 22. " IRQ54 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 21. " IRQ53 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 20. " IRQ52 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 19. " IRQ51 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 18. " IRQ50 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 17. " IRQ49 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 16. " IRQ48 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 15. " IRQ47 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 14. " IRQ46 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 13. " IRQ45 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 12. " IRQ44 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 11. " IRQ43 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 10. " IRQ42 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 9. " IRQ41 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 8. " IRQ40 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 7. " IRQ39 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 6. " IRQ38 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 5. " IRQ37 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 4. " IRQ36 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 3. " IRQ35 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 2. " IRQ34 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 1. " IRQ33 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 0. " IRQ32 ,Interrupt status flag" "Not requested,Requested"
|
|
line.long 0x08 "IRQS2,IRQ Status Register 2"
|
|
bitfld.long 0x08 31. " IRQ95 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 30. " IRQ94 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 29. " IRQ93 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 28. " IRQ92 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 27. " IRQ91 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 26. " IRQ90 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 25. " IRQ89 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 24. " IRQ88 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 23. " IRQ87 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 22. " IRQ86 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 21. " IRQ85 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 20. " IRQ84 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 19. " IRQ83 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 18. " IRQ82 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 17. " IRQ81 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 16. " IRQ80 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 15. " IRQ79 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 14. " IRQ78 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 13. " IRQ77 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 12. " IRQ76 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 11. " IRQ75 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 10. " IRQ74 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 9. " IRQ73 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 8. " IRQ72 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 7. " IRQ71 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 6. " IRQ70 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 5. " IRQ69 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 4. " IRQ68 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 3. " IRQ67 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 2. " IRQ66 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 1. " IRQ65 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 0. " IRQ64 ,Interrupt status flag" "Not requested,Requested"
|
|
line.long 0x0C "IRQS3,IRQ Status Register 3"
|
|
bitfld.long 0x0C 31. " IRQ127 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 30. " IRQ126 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 29. " IRQ125 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 28. " IRQ124 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 27. " IRQ123 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 26. " IRQ122 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 25. " IRQ121 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 24. " IRQ120 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 23. " IRQ119 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 22. " IRQ118 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 21. " IRQ117 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 20. " IRQ116 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 19. " IRQ115 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 18. " IRQ114 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 17. " IRQ113 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 16. " IRQ112 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 15. " IRQ111 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 14. " IRQ110 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 13. " IRQ109 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 12. " IRQ108 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 11. " IRQ107 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 10. " IRQ106 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 9. " IRQ105 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 8. " IRQ104 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 7. " IRQ103 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 6. " IRQ102 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 5. " IRQ101 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 4. " IRQ100 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 3. " IRQ99 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 2. " IRQ98 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 1. " IRQ97 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 0. " IRQ96 ,Interrupt status flag" "Not requested,Requested"
|
|
line.long 0x10 "IRQS4,IRQ Status Register 4"
|
|
bitfld.long 0x10 31. " IRQ159 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 30. " IRQ158 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 29. " IRQ157 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 28. " IRQ156 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 27. " IRQ155 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 26. " IRQ154 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 25. " IRQ153 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 24. " IRQ152 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 23. " IRQ151 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 22. " IRQ150 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 21. " IRQ149 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 20. " IRQ148 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 19. " IRQ147 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 18. " IRQ146 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 17. " IRQ145 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 16. " IRQ144 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 15. " IRQ143 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 14. " IRQ142 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 13. " IRQ141 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 12. " IRQ140 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 11. " IRQ139 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 10. " IRQ138 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 9. " IRQ137 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 8. " IRQ136 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 7. " IRQ135 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 6. " IRQ134 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 5. " IRQ133 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 4. " IRQ132 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 3. " IRQ131 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 2. " IRQ130 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 1. " IRQ129 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 0. " IRQ128 ,Interrupt status flag" "Not requested,Requested"
|
|
line.long 0x14 "IRQS5,IRQ Status Register 5"
|
|
bitfld.long 0x14 31. " IRQ191 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 30. " IRQ190 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 29. " IRQ189 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 28. " IRQ188 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 27. " IRQ187 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 26. " IRQ186 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 25. " IRQ185 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 24. " IRQ184 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 23. " IRQ183 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 22. " IRQ182 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 21. " IRQ181 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 20. " IRQ180 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 19. " IRQ179 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 18. " IRQ178 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 17. " IRQ177 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 16. " IRQ176 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 15. " IRQ175 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 14. " IRQ174 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 13. " IRQ173 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 12. " IRQ172 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 11. " IRQ171 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 10. " IRQ170 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 9. " IRQ169 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 8. " IRQ168 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 7. " IRQ167 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 6. " IRQ166 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 5. " IRQ165 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 4. " IRQ164 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 3. " IRQ163 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 2. " IRQ162 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 1. " IRQ161 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 0. " IRQ160 ,Interrupt status flag" "Not requested,Requested"
|
|
line.long 0x18 "IRQS6,IRQ Status Register 6"
|
|
bitfld.long 0x18 31. " IRQ223 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 30. " IRQ222 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 29. " IRQ221 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 28. " IRQ220 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 27. " IRQ219 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 26. " IRQ218 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 25. " IRQ217 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 24. " IRQ216 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 23. " IRQ215 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 22. " IRQ214 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 21. " IRQ213 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 20. " IRQ212 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 19. " IRQ211 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 18. " IRQ210 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 17. " IRQ209 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 16. " IRQ208 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 15. " IRQ207 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 14. " IRQ206 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 13. " IRQ205 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 12. " IRQ204 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 11. " IRQ203 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 10. " IRQ202 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 9. " IRQ201 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 8. " IRQ200 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 7. " IRQ199 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 6. " IRQ198 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 5. " IRQ197 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 4. " IRQ196 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 3. " IRQ195 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 2. " IRQ194 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 1. " IRQ193 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 0. " IRQ192 ,Interrupt status flag" "Not requested,Requested"
|
|
line.long 0x1C "IRQS7,IRQ Status Register 7"
|
|
bitfld.long 0x1C 31. " IRQ255 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 30. " IRQ254 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 29. " IRQ253 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 28. " IRQ252 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 27. " IRQ251 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 26. " IRQ250 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 25. " IRQ249 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 24. " IRQ248 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 23. " IRQ247 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 22. " IRQ246 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 21. " IRQ245 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 20. " IRQ244 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 19. " IRQ243 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 18. " IRQ242 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 17. " IRQ241 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 16. " IRQ240 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 15. " IRQ239 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 14. " IRQ238 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 13. " IRQ237 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 12. " IRQ236 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 11. " IRQ235 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 10. " IRQ234 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 9. " IRQ233 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 8. " IRQ232 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 7. " IRQ231 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 6. " IRQ230 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 5. " IRQ229 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 4. " IRQ228 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 3. " IRQ227 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 2. " IRQ226 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 1. " IRQ225 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 0. " IRQ224 ,Interrupt status flag" "Not requested,Requested"
|
|
group.long 0x1000++0x07
|
|
line.long 0x00 "IRQS8,IRQ Status Register 8"
|
|
bitfld.long 0x00 31. " IRQ287 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " IRQ286 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " IRQ285 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 28. " IRQ284 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 27. " IRQ283 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " IRQ282 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 25. " IRQ281 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " IRQ280 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 23. " IRQ279 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 22. " IRQ278 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " IRQ277 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " IRQ276 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " IRQ275 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " IRQ274 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " IRQ273 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 16. " IRQ272 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 15. " IRQ271 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " IRQ270 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 13. " IRQ269 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " IRQ268 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 11. " IRQ267 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 10. " IRQ266 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " IRQ265 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " IRQ264 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " IRQ263 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " IRQ262 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " IRQ261 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 4. " IRQ260 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " IRQ259 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " IRQ258 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 1. " IRQ257 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " IRQ256 ,Interrupt status flag" "Not requested,Requested"
|
|
line.long 0x04 "IRQS9,IRQ Status Register 9"
|
|
bitfld.long 0x04 12. " IRQ300 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 11. " IRQ299 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 10. " IRQ298 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 9. " IRQ297 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 8. " IRQ296 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 7. " IRQ295 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 6. " IRQ294 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 5. " IRQ293 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 4. " IRQ292 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 3. " IRQ291 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 2. " IRQ290 ,Interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 1. " IRQ289 ,Interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 0. " IRQ288 ,Interrupt status flag" "Not requested,Requested"
|
|
tree.end
|
|
tree "RAI[300:0]"
|
|
group.long 0x40++0x1F
|
|
line.long 0x00 "RAIS0,Interrupt Input Status Register 0"
|
|
bitfld.long 0x00 31. " RAI31 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " RAI30 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " RAI29 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 28. " RAI28 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 27. " RAI27 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " RAI26 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 25. " RAI25 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " RAI24 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 23. " RAI23 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 22. " RAI22 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " RAI21 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " RAI20 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " RAI19 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " RAI18 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " RAI17 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 16. " RAI16 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 15. " RAI15 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " RAI14 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 13. " RAI12 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " RAI12 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 11. " RAI11 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 10. " RAI10 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " RAI9 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " RAI8 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " RAI7 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " RAI6 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " RAI5 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 4. " RAI4 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " RAI3 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RAI2 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 1. " RAI1 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " RAI0 ,Interrupt input status flag" "Not requested,Requested"
|
|
line.long 0x04 "RAIS1,Interrupt Input Status Register 1"
|
|
bitfld.long 0x04 31. " RAI63 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 30. " RAI62 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 29. " RAI61 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 28. " RAI60 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 27. " RAI59 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 26. " RAI58 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 25. " RAI57 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 24. " RAI56 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 23. " RAI55 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 22. " RAI54 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 21. " RAI53 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 20. " RAI52 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 19. " RAI51 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 18. " RAI50 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 17. " RAI49 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 16. " RAI48 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 15. " RAI47 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 14. " RAI46 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 13. " RAI45 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 12. " RAI44 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 11. " RAI43 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 10. " RAI42 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 9. " RAI41 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 8. " RAI40 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 7. " RAI39 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 6. " RAI38 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 5. " RAI37 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 4. " RAI36 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 3. " RAI35 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 2. " RAI34 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 1. " RAI33 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 0. " RAI32 ,Interrupt input status flag" "Not requested,Requested"
|
|
line.long 0x08 "RAIS2,Interrupt Input Status Register 2"
|
|
bitfld.long 0x08 31. " RAI95 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 30. " RAI94 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 29. " RAI93 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 28. " RAI92 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 27. " RAI91 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 26. " RAI90 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 25. " RAI89 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 24. " RAI88 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 23. " RAI87 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 22. " RAI86 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 21. " RAI85 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 20. " RAI84 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 19. " RAI83 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 18. " RAI82 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 17. " RAI81 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 16. " RAI80 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 15. " RAI79 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 14. " RAI78 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 13. " RAI77 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 12. " RAI76 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 11. " RAI75 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 10. " RAI74 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 9. " RAI73 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 8. " RAI72 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 7. " RAI71 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 6. " RAI70 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 5. " RAI69 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 4. " RAI68 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x08 3. " RAI67 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 2. " RAI66 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 1. " RAI65 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x08 0. " RAI64 ,Interrupt input status flag" "Not requested,Requested"
|
|
line.long 0x0C "RAIS3,Interrupt Input Status Register 3"
|
|
bitfld.long 0x0C 31. " RAI127 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 30. " RAI126 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 29. " RAI125 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 28. " RAI124 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 27. " RAI123 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 26. " RAI122 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 25. " RAI121 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 24. " RAI120 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 23. " RAI119 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 22. " RAI118 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 21. " RAI117 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 20. " RAI116 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 19. " RAI115 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 18. " RAI114 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 17. " RAI113 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 16. " RAI112 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 15. " RAI111 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 14. " RAI110 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 13. " RAI109 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 12. " RAI108 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 11. " RAI107 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 10. " RAI106 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 9. " RAI105 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 8. " RAI104 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 7. " RAI103 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 6. " RAI102 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 5. " RAI101 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 4. " RAI100 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 3. " RAI99 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 2. " RAI98 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 1. " RAI97 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x0C 0. " RAI96 ,Interrupt input status flag" "Not requested,Requested"
|
|
line.long 0x10 "RAIS4,Interrupt Input Status Register 4"
|
|
bitfld.long 0x10 31. " RAI159 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 30. " RAI158 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 29. " RAI157 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 28. " RAI156 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 27. " RAI155 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 26. " RAI154 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 25. " RAI153 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 24. " RAI152 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 23. " RAI151 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 22. " RAI150 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 21. " RAI149 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 20. " RAI148 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 19. " RAI147 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 18. " RAI146 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 17. " RAI145 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 16. " RAI144 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 15. " RAI143 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 14. " RAI142 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 13. " RAI141 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 12. " RAI140 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 11. " RAI139 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 10. " RAI138 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 9. " RAI137 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 8. " RAI136 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 7. " RAI135 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 6. " RAI134 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 5. " RAI133 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 4. " RAI132 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 3. " RAI131 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 2. " RAI130 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 1. " RAI129 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x10 0. " RAI128 ,Interrupt input status flag" "Not requested,Requested"
|
|
line.long 0x14 "RAIS5,Interrupt Input Status Register 5"
|
|
bitfld.long 0x14 31. " RAI191 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 30. " RAI190 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 29. " RAI189 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 28. " RAI188 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 27. " RAI187 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 26. " RAI186 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 25. " RAI185 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 24. " RAI184 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 23. " RAI183 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 22. " RAI182 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 21. " RAI181 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 20. " RAI180 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 19. " RAI179 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 18. " RAI178 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 17. " RAI177 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 16. " RAI176 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 15. " RAI175 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 14. " RAI174 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 13. " RAI173 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 12. " RAI172 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 11. " RAI171 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 10. " RAI170 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 9. " RAI169 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 8. " RAI168 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 7. " RAI167 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 6. " RAI166 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 5. " RAI165 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 4. " RAI164 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 3. " RAI163 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 2. " RAI162 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 1. " RAI161 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x14 0. " RAI160 ,Interrupt input status flag" "Not requested,Requested"
|
|
line.long 0x18 "RAIS6,Interrupt Input Status Register 6"
|
|
bitfld.long 0x18 31. " RAI223 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 30. " RAI222 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 29. " RAI221 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 28. " RAI220 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 27. " RAI219 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 26. " RAI218 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 25. " RAI217 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 24. " RAI216 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 23. " RAI215 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 22. " RAI214 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 21. " RAI213 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 20. " RAI212 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 19. " RAI211 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 18. " RAI210 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 17. " RAI209 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 16. " RAI208 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 15. " RAI207 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 14. " RAI206 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 13. " RAI205 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 12. " RAI204 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 11. " RAI203 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 10. " RAI202 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 9. " RAI201 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 8. " RAI200 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 7. " RAI199 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 6. " RAI198 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 5. " RAI197 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 4. " RAI196 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x18 3. " RAI195 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 2. " RAI194 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 1. " RAI193 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x18 0. " RAI192 ,Interrupt input status flag" "Not requested,Requested"
|
|
line.long 0x1C "RAIS7,Interrupt Input Status Register 7"
|
|
bitfld.long 0x1C 31. " RAI255 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 30. " RAI254 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 29. " RAI253 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 28. " RAI252 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 27. " RAI251 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 26. " RAI250 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 25. " RAI249 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 24. " RAI248 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 23. " RAI247 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 22. " RAI246 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 21. " RAI245 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 20. " RAI244 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 19. " RAI243 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 18. " RAI242 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 17. " RAI241 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 16. " RAI240 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 15. " RAI239 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 14. " RAI238 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 13. " RAI237 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 12. " RAI236 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 11. " RAI235 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 10. " RAI234 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 9. " RAI233 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 8. " RAI232 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 7. " RAI231 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 6. " RAI230 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 5. " RAI229 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 4. " RAI228 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x1C 3. " RAI227 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 2. " RAI226 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 1. " RAI225 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x1C 0. " RAI224 ,Interrupt input status flag" "Not requested,Requested"
|
|
group.long 0x1040++0x07
|
|
line.long 0x00 "RAIS8,Interrupt Input Status Register 8"
|
|
bitfld.long 0x00 31. " RAI287 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " RAI286 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " RAI285 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 28. " RAI284 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 27. " RAI283 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " RAI282 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 25. " RAI281 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " RAI280 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 23. " RAI279 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 22. " RAI278 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " RAI277 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " RAI276 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " RAI275 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " RAI274 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " RAI273 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 16. " RAI272 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 15. " RAI271 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " RAI270 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 13. " RAI269 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " RAI268 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 11. " RAI267 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 10. " RAI266 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " RAI265 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " RAI264 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " RAI263 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " RAI262 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " RAI261 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 4. " RAI260 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " RAI259 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RAI258 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 1. " RAI257 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " RAI256 ,Interrupt input status flag" "Not requested,Requested"
|
|
line.long 0x04 "RAIS9,Interrupt Input Status Register 9"
|
|
bitfld.long 0x04 12. " RAI300 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 11. " RAI299 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 10. " RAI298 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 9. " RAI297 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 8. " RAI296 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 7. " RAI295 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 6. " RAI294 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 5. " RAI293 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 4. " RAI292 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 3. " RAI291 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 2. " RAI290 ,Interrupt input status flag" "Not requested,Requested"
|
|
bitfld.long 0x04 1. " RAI289 ,Interrupt input status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 0. " RAI288 ,Interrupt input status flag" "Not requested,Requested"
|
|
tree.end
|
|
tree "IEN[300:0]"
|
|
group.long 0x80++0x1F
|
|
line.long 0x00 "IEN0,Interrupt Enable Register 0"
|
|
bitfld.long 0x00 31. "IEN31 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " IEN30 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 29. " IEN29 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 28. " IEN28 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 27. " IEN27 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 26. " IEN26 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " IEN25 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 24. " IEN24 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 23. " IEN23 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 22. " IEN22 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 21. " IEN21 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " IEN20 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 19. " IEN19 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 18. " IEN18 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " IEN17 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " IEN16 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 15. " IEN15 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 14. " IEN14 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 13. " IEN12 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " IEN12 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 11. " IEN11 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " IEN10 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 9. " IEN9 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " IEN8 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " IEN7 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " IEN6 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " IEN5 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " IEN4 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 3. " IEN3 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " IEN2 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " IEN1 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " IEN0 ,Interrupt request enable " "Disabled,Enabled"
|
|
line.long 0x04 "IENS1,Interrupt Enable Register 1"
|
|
bitfld.long 0x04 31. "IEN63 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 30. " IEN62 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 29. " IEN61 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 28. " IEN60 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 27. " IEN59 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 26. " IEN58 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 25. " IEN57 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 24. " IEN56 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 23. " IEN55 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 22. " IEN54 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 21. " IEN53 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 20. " IEN52 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 19. " IEN51 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 18. " IEN50 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 17. " IEN49 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 16. " IEN48 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 15. " IEN47 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " IEN46 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " IEN45 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " IEN44 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " IEN43 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " IEN42 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " IEN41 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " IEN40 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " IEN39 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " IEN38 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " IEN37 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " IEN36 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " IEN35 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " IEN34 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " IEN33 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " IEN32 ,Interrupt request enable " "Disabled,Enabled"
|
|
line.long 0x08 "IENS2,Interrupt Enable Register 2"
|
|
bitfld.long 0x08 31. "IEN95 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 30. " IEN94 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 29. " IEN93 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 28. " IEN92 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x08 27. " IEN91 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 26. " IEN90 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 25. " IEN89 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 24. " IEN88 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x08 23. " IEN87 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 22. " IEN86 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 21. " IEN85 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 20. " IEN84 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x08 19. " IEN83 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 18. " IEN82 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 17. " IEN81 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 16. " IEN80 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x08 15. " IEN79 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 14. " IEN78 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 13. " IEN77 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 12. " IEN76 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x08 11. " IEN75 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 10. " IEN74 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 9. " IEN73 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 8. " IEN72 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x08 7. " IEN71 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 6. " IEN70 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 5. " IEN69 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 4. " IEN68 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x08 3. " IEN67 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 2. " IEN66 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 1. " IEN65 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x08 0. " IEN64 ,Interrupt request enable " "Disabled,Enabled"
|
|
line.long 0x0C "IENS3,Interrupt Enable Register 3"
|
|
bitfld.long 0x0C 31. "IEN127 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 30. " IEN126 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 29. " IEN125 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 28. " IEN124 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0C 27. " IEN123 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 26. " IEN122 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 25. " IEN121 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 24. " IEN120 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0C 23. " IEN119 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 22. " IEN118 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 21. " IEN117 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 20. " IEN116 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0C 19. " IEN115 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 18. " IEN114 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 17. " IEN113 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 16. " IEN112 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0C 15. " IEN111 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 14. " IEN110 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 13. " IEN109 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 12. " IEN108 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0C 11. " IEN107 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 10. " IEN106 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 9. " IEN105 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 8. " IEN104 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0C 7. " IEN103 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 6. " IEN102 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 5. " IEN101 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 4. " IEN100 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x0C 3. " IEN99 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 2. " IEN98 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 1. " IEN97 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x0C 0. " IEN96 ,Interrupt request enable " "Disabled,Enabled"
|
|
line.long 0x10 "IENS4,Interrupt Enable Register 4"
|
|
bitfld.long 0x10 31. "IEN159 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 30. " IEN158 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 29. " IEN157 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 28. " IEN156 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 27. " IEN155 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 26. " IEN154 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 25. " IEN153 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 24. " IEN152 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 23. " IEN151 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 22. " IEN150 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 21. " IEN149 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 20. " IEN148 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 19. " IEN147 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 18. " IEN146 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 17. " IEN145 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 16. " IEN144 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 15. " IEN143 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 14. " IEN142 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 13. " IEN141 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 12. " IEN140 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 11. " IEN139 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 10. " IEN138 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 9. " IEN137 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 8. " IEN136 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 7. " IEN135 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 6. " IEN134 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 5. " IEN133 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 4. " IEN132 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x10 3. " IEN131 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 2. " IEN130 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 1. " IEN129 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x10 0. " IEN128 ,Interrupt request enable " "Disabled,Enabled"
|
|
line.long 0x14 "IENS5,Interrupt Enable Register 5"
|
|
bitfld.long 0x14 31. "IEN191 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 30. " IEN190 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 29. " IEN189 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 28. " IEN188 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x14 27. " IEN187 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 26. " IEN186 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 25. " IEN185 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 24. " IEN184 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x14 23. " IEN183 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 22. " IEN182 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 21. " IEN181 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 20. " IEN180 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x14 19. " IEN179 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 18. " IEN178 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 17. " IEN177 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 16. " IEN176 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x14 15. " IEN175 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 14. " IEN174 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 13. " IEN173 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 12. " IEN172 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x14 11. " IEN171 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 10. " IEN170 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 9. " IEN169 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 8. " IEN168 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x14 7. " IEN167 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 6. " IEN166 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 5. " IEN165 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 4. " IEN164 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x14 3. " IEN163 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 2. " IEN162 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 1. " IEN161 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x14 0. " IEN160 ,Interrupt request enable " "Disabled,Enabled"
|
|
line.long 0x18 "IENS6,Interrupt Enable Register 6"
|
|
bitfld.long 0x18 31. "IEN223 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 30. " IEN222 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 29. " IEN221 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 28. " IEN220 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x18 27. " IEN219 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 26. " IEN218 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 25. " IEN217 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 24. " IEN216 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x18 23. " IEN215 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 22. " IEN214 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 21. " IEN213 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 20. " IEN212 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x18 19. " IEN211 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 18. " IEN210 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 17. " IEN209 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 16. " IEN208 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x18 15. " IEN207 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 14. " IEN206 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 13. " IEN205 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 12. " IEN204 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x18 11. " IEN203 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 10. " IEN202 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 9. " IEN201 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 8. " IEN200 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x18 7. " IEN199 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 6. " IEN198 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 5. " IEN197 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 4. " IEN196 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x18 3. " IEN195 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 2. " IEN194 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 1. " IEN193 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x18 0. " IEN192 ,Interrupt request enable " "Disabled,Enabled"
|
|
line.long 0x1C "IENS7,Interrupt Enable Register 7"
|
|
bitfld.long 0x1C 31. "IEN255 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 30. " IEN254 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 29. " IEN253 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 28. " IEN252 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x1C 27. " IEN251 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 26. " IEN250 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 25. " IEN249 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 24. " IEN248 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x1C 23. " IEN247 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 22. " IEN246 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 21. " IEN245 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 20. " IEN244 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x1C 19. " IEN243 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 18. " IEN242 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 17. " IEN241 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 16. " IEN240 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x1C 15. " IEN239 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 14. " IEN238 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 13. " IEN237 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 12. " IEN236 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x1C 11. " IEN235 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 10. " IEN234 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 9. " IEN233 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 8. " IEN232 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x1C 7. " IEN231 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 6. " IEN230 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 5. " IEN229 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 4. " IEN228 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x1C 3. " IEN227 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 2. " IEN226 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 1. " IEN225 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x1C 0. " IEN224 ,Interrupt request enable " "Disabled,Enabled"
|
|
group.long 0x1080++0x07
|
|
line.long 0x00 "IENS8,Interrupt Enable Register 8"
|
|
bitfld.long 0x00 31. "IEN287 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " IEN286 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 29. " IEN285 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 28. " IEN284 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 27. " IEN283 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 26. " IEN282 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " IEN281 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 24. " IEN280 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 23. " IEN279 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 22. " IEN278 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 21. " IEN277 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " IEN276 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 19. " IEN275 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 18. " IEN274 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " IEN273 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " IEN272 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 15. " IEN271 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 14. " IEN270 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 13. " IEN269 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " IEN268 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 11. " IEN267 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " IEN266 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 9. " IEN265 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " IEN264 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 7. " IEN263 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " IEN262 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " IEN261 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " IEN260 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 3. " IEN259 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " IEN258 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " IEN257 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " IEN256 ,Interrupt request enable " "Disabled,Enabled"
|
|
line.long 0x04 "IENS9,Interrupt Enable Register 9"
|
|
bitfld.long 0x04 12. "IEN300 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 11. " IEN299 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " IEN298 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " IEN297 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 8. " IEN296 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 7. " IEN295 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " IEN294 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " IEN293 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 4. " IEN292 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 3. " IEN291 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " IEN290 ,Interrupt request enable " "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " IEN289 ,Interrupt request enable " "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 0. " IEN288 ,Interrupt request enable " "Disabled,Enabled"
|
|
tree.end
|
|
tree "IEC[300:0]"
|
|
group.long 0xA0++0x1F
|
|
line.long 0x00 "IEC0,Interrupt Enable Clear Register 0"
|
|
bitfld.long 0x00 31. "IEC31 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 30. " IEC30 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 29. " IEC29 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 28. " IEC28 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 27. " IEC27 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 26. " IEC26 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 25. " IEC25 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 24. " IEC24 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 23. " IEC23 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 22. " IEC22 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 21. " IEC21 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 20. " IEC20 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 19. " IEC19 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 18. " IEC18 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 17. " IEC17 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 16. " IEC16 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 15. " IEC15 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 14. " IEC14 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 13. " IEC12 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 12. " IEC12 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 11. " IEC11 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 10. " IEC10 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 9. " IEC9 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 8. " IEC8 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 7. " IEC7 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 6. " IEC6 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 5. " IEC5 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 4. " IEC4 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 3. " IEC3 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 2. " IEC2 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 1. " IEC1 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 0. " IEC0 ,Interrupt request clear " "No action,Masked"
|
|
line.long 0x04 "IECS1,Interrupt Enable Clear Register 1"
|
|
bitfld.long 0x04 31. "IEC63 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 30. " IEC62 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 29. " IEC61 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 28. " IEC60 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 27. " IEC59 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 26. " IEC58 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 25. " IEC57 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 24. " IEC56 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 23. " IEC55 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 22. " IEC54 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 21. " IEC53 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 20. " IEC52 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 19. " IEC51 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 18. " IEC50 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 17. " IEC49 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 16. " IEC48 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 15. " IEC47 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 14. " IEC46 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 13. " IEC45 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 12. " IEC44 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 11. " IEC43 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 10. " IEC42 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 9. " IEC41 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 8. " IEC40 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 7. " IEC39 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 6. " IEC38 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 5. " IEC37 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 4. " IEC36 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 3. " IEC35 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 2. " IEC34 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 1. " IEC33 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 0. " IEC32 ,Interrupt request clear " "No action,Masked"
|
|
line.long 0x08 "IECS2,Interrupt Enable Clear Register 2"
|
|
bitfld.long 0x08 31. "IEC95 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 30. " IEC94 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 29. " IEC93 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 28. " IEC92 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x08 27. " IEC91 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 26. " IEC90 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 25. " IEC89 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 24. " IEC88 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x08 23. " IEC87 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 22. " IEC86 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 21. " IEC85 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 20. " IEC84 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x08 19. " IEC83 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 18. " IEC82 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 17. " IEC81 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 16. " IEC80 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x08 15. " IEC79 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 14. " IEC78 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 13. " IEC77 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 12. " IEC76 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x08 11. " IEC75 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 10. " IEC74 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 9. " IEC73 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 8. " IEC72 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x08 7. " IEC71 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 6. " IEC70 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 5. " IEC69 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 4. " IEC68 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x08 3. " IEC67 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 2. " IEC66 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 1. " IEC65 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x08 0. " IEC64 ,Interrupt request clear " "No action,Masked"
|
|
line.long 0x0C "IECS3,Interrupt Enable Clear Register 3"
|
|
bitfld.long 0x0C 31. "IEC127 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 30. " IEC126 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 29. " IEC125 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 28. " IEC124 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x0C 27. " IEC123 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 26. " IEC122 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 25. " IEC121 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 24. " IEC120 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x0C 23. " IEC119 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 22. " IEC118 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 21. " IEC117 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 20. " IEC116 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x0C 19. " IEC115 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 18. " IEC114 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 17. " IEC113 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 16. " IEC112 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x0C 15. " IEC111 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 14. " IEC110 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 13. " IEC109 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 12. " IEC108 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x0C 11. " IEC107 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 10. " IEC106 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 9. " IEC105 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 8. " IEC104 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x0C 7. " IEC103 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 6. " IEC102 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 5. " IEC101 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 4. " IEC100 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x0C 3. " IEC99 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 2. " IEC98 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 1. " IEC97 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x0C 0. " IEC96 ,Interrupt request clear " "No action,Masked"
|
|
line.long 0x10 "IECS4,Interrupt Enable Clear Register 4"
|
|
bitfld.long 0x10 31. "IEC159 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 30. " IEC158 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 29. " IEC157 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 28. " IEC156 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x10 27. " IEC155 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 26. " IEC154 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 25. " IEC153 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 24. " IEC152 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x10 23. " IEC151 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 22. " IEC150 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 21. " IEC149 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 20. " IEC148 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x10 19. " IEC147 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 18. " IEC146 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 17. " IEC145 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 16. " IEC144 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x10 15. " IEC143 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 14. " IEC142 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 13. " IEC141 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 12. " IEC140 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x10 11. " IEC139 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 10. " IEC138 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 9. " IEC137 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 8. " IEC136 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x10 7. " IEC135 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 6. " IEC134 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 5. " IEC133 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 4. " IEC132 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x10 3. " IEC131 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 2. " IEC130 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 1. " IEC129 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x10 0. " IEC128 ,Interrupt request clear " "No action,Masked"
|
|
line.long 0x14 "IECS5,Interrupt Enable Clear Register 5"
|
|
bitfld.long 0x14 31. "IEC191 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 30. " IEC190 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 29. " IEC189 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 28. " IEC188 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x14 27. " IEC187 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 26. " IEC186 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 25. " IEC185 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 24. " IEC184 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x14 23. " IEC183 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 22. " IEC182 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 21. " IEC181 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 20. " IEC180 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x14 19. " IEC179 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 18. " IEC178 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 17. " IEC177 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 16. " IEC176 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x14 15. " IEC175 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 14. " IEC174 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 13. " IEC173 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 12. " IEC172 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x14 11. " IEC171 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 10. " IEC170 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 9. " IEC169 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 8. " IEC168 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x14 7. " IEC167 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 6. " IEC166 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 5. " IEC165 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 4. " IEC164 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x14 3. " IEC163 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 2. " IEC162 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 1. " IEC161 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x14 0. " IEC160 ,Interrupt request clear " "No action,Masked"
|
|
line.long 0x18 "IECS6,Interrupt Enable Clear Register 6"
|
|
bitfld.long 0x18 31. "IEC223 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 30. " IEC222 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 29. " IEC221 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 28. " IEC220 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x18 27. " IEC219 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 26. " IEC218 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 25. " IEC217 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 24. " IEC216 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x18 23. " IEC215 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 22. " IEC214 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 21. " IEC213 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 20. " IEC212 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x18 19. " IEC211 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 18. " IEC210 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 17. " IEC209 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 16. " IEC208 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x18 15. " IEC207 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 14. " IEC206 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 13. " IEC205 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 12. " IEC204 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x18 11. " IEC203 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 10. " IEC202 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 9. " IEC201 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 8. " IEC200 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x18 7. " IEC199 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 6. " IEC198 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 5. " IEC197 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 4. " IEC196 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x18 3. " IEC195 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 2. " IEC194 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 1. " IEC193 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x18 0. " IEC192 ,Interrupt request clear " "No action,Masked"
|
|
line.long 0x1C "IECS7,Interrupt Enable Clear Register 7"
|
|
bitfld.long 0x1C 31. "IEC255 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 30. " IEC254 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 29. " IEC253 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 28. " IEC252 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x1C 27. " IEC251 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 26. " IEC250 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 25. " IEC249 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 24. " IEC248 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x1C 23. " IEC247 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 22. " IEC246 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 21. " IEC245 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 20. " IEC244 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x1C 19. " IEC243 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 18. " IEC242 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 17. " IEC241 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 16. " IEC240 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x1C 15. " IEC239 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 14. " IEC238 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 13. " IEC237 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 12. " IEC236 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x1C 11. " IEC235 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 10. " IEC234 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 9. " IEC233 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 8. " IEC232 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x1C 7. " IEC231 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 6. " IEC230 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 5. " IEC229 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 4. " IEC228 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x1C 3. " IEC227 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 2. " IEC226 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 1. " IEC225 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x1C 0. " IEC224 ,Interrupt request clear " "No action,Masked"
|
|
group.long 0x10A0++0x07
|
|
line.long 0x00 "IECS8,Interrupt Enable Clear Register 8"
|
|
bitfld.long 0x00 31. "IEC287 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 30. " IEC286 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 29. " IEC285 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 28. " IEC284 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 27. " IEC283 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 26. " IEC282 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 25. " IEC281 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 24. " IEC280 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 23. " IEC279 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 22. " IEC278 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 21. " IEC277 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 20. " IEC276 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 19. " IEC275 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 18. " IEC274 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 17. " IEC273 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 16. " IEC272 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 15. " IEC271 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 14. " IEC270 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 13. " IEC269 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 12. " IEC268 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 11. " IEC267 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 10. " IEC266 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 9. " IEC265 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 8. " IEC264 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 7. " IEC263 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 6. " IEC262 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 5. " IEC261 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 4. " IEC260 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x00 3. " IEC259 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 2. " IEC258 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 1. " IEC257 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x00 0. " IEC256 ,Interrupt request clear " "No action,Masked"
|
|
line.long 0x04 "IECS9,Interrupt Enable Clear Register 9"
|
|
bitfld.long 0x04 12. "IEC300 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 11. " IEC299 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 10. " IEC298 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 9. " IEC297 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 8. " IEC296 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 7. " IEC295 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 6. " IEC294 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 5. " IEC293 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 4. " IEC292 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 3. " IEC291 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 2. " IEC290 ,Interrupt request clear " "No action,Masked"
|
|
bitfld.long 0x04 1. " IEC289 ,Interrupt request clear " "No action,Masked"
|
|
textline " "
|
|
bitfld.long 0x04 0. " IEC288 ,Interrupt request clear " "No action,Masked"
|
|
tree.end
|
|
tree "PLS[300:0]"
|
|
group.long 0x100++0x1F
|
|
line.long 0x00 "PLS0,Interrupt Detection Type Selection Register 0"
|
|
bitfld.long 0x00 31. " PLS31 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 30. " PLS30 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 29. " PLS29 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 28. " PLS28 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 27. " PLS27 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 26. " PLS26 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 25. " PLS25 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 24. " PLS24 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 23. " PLS23 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 22. " PLS22 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 21. " PLS21 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 20. " PLS20 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 19. " PLS19 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 18. " PLS18 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 17. " PLS17 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 16. " PLS16 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 15. " PLS15 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 14. " PLS14 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 13. " PLS12 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 12. " PLS12 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 11. " PLS11 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 10. " PLS10 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 9. " PLS9 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 8. " PLS8 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 7. " PLS7 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 6. " PLS6 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 5. " PLS5 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 4. " PLS4 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 3. " PLS3 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 2. " PLS2 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 1. " PLS1 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 0. " PLS0 ,Interrupt input detection type selection " "Level,Edge"
|
|
line.long 0x04 "PLSS1,Interrupt Detection Type Selection Register 1"
|
|
bitfld.long 0x04 31. " PLS63 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 30. " PLS62 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 29. " PLS61 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 28. " PLS60 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 27. " PLS59 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 26. " PLS58 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 25. " PLS57 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 24. " PLS56 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 23. " PLS55 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 22. " PLS54 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 21. " PLS53 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 20. " PLS52 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 19. " PLS51 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 18. " PLS50 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 17. " PLS49 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 16. " PLS48 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 15. " PLS47 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 14. " PLS46 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 13. " PLS45 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 12. " PLS44 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 11. " PLS43 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 10. " PLS42 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 9. " PLS41 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 8. " PLS40 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 7. " PLS39 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 6. " PLS38 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 5. " PLS37 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 4. " PLS36 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 3. " PLS35 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 2. " PLS34 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 1. " PLS33 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 0. " PLS32 ,Interrupt input detection type selection " "Level,Edge"
|
|
line.long 0x08 "PLSS2,Interrupt Detection Type Selection Register 2"
|
|
bitfld.long 0x08 31. " PLS95 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 30. " PLS94 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 29. " PLS93 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 28. " PLS92 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x08 27. " PLS91 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 26. " PLS90 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 25. " PLS89 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 24. " PLS88 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x08 23. " PLS87 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 22. " PLS86 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 21. " PLS85 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 20. " PLS84 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x08 19. " PLS83 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 18. " PLS82 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 17. " PLS81 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 16. " PLS80 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x08 15. " PLS79 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 14. " PLS78 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 13. " PLS77 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 12. " PLS76 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x08 11. " PLS75 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 10. " PLS74 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 9. " PLS73 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 8. " PLS72 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x08 7. " PLS71 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 6. " PLS70 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 5. " PLS69 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 4. " PLS68 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x08 3. " PLS67 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 2. " PLS66 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 1. " PLS65 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x08 0. " PLS64 ,Interrupt input detection type selection " "Level,Edge"
|
|
line.long 0x0C "PLSS3,Interrupt Detection Type Selection Register 3"
|
|
bitfld.long 0x0C 31. " PLS127 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 30. " PLS126 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 29. " PLS125 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 28. " PLS124 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x0C 27. " PLS123 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 26. " PLS122 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 25. " PLS121 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 24. " PLS120 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x0C 23. " PLS119 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 22. " PLS118 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 21. " PLS117 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 20. " PLS116 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x0C 19. " PLS115 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 18. " PLS114 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 17. " PLS113 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 16. " PLS112 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x0C 15. " PLS111 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 14. " PLS110 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 13. " PLS109 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 12. " PLS108 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x0C 11. " PLS107 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 10. " PLS106 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 9. " PLS105 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 8. " PLS104 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x0C 7. " PLS103 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 6. " PLS102 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 5. " PLS101 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 4. " PLS100 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x0C 3. " PLS99 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 2. " PLS98 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 1. " PLS97 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x0C 0. " PLS96 ,Interrupt input detection type selection " "Level,Edge"
|
|
line.long 0x10 "PLSS4,Interrupt Detection Type Selection Register 4"
|
|
bitfld.long 0x10 31. " PLS159 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 30. " PLS158 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 29. " PLS157 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 28. " PLS156 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x10 27. " PLS155 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 26. " PLS154 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 25. " PLS153 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 24. " PLS152 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x10 23. " PLS151 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 22. " PLS150 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 21. " PLS149 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 20. " PLS148 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x10 19. " PLS147 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 18. " PLS146 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 17. " PLS145 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 16. " PLS144 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x10 15. " PLS143 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 14. " PLS142 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 13. " PLS141 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 12. " PLS140 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x10 11. " PLS139 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 10. " PLS138 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 9. " PLS137 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 8. " PLS136 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x10 7. " PLS135 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 6. " PLS134 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 5. " PLS133 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 4. " PLS132 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x10 3. " PLS131 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 2. " PLS130 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 1. " PLS129 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x10 0. " PLS128 ,Interrupt input detection type selection " "Level,Edge"
|
|
line.long 0x14 "PLSS5,Interrupt Detection Type Selection Register 5"
|
|
bitfld.long 0x14 31. " PLS191 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 30. " PLS190 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 29. " PLS189 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 28. " PLS188 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x14 27. " PLS187 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 26. " PLS186 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 25. " PLS185 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 24. " PLS184 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x14 23. " PLS183 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 22. " PLS182 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 21. " PLS181 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 20. " PLS180 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x14 19. " PLS179 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 18. " PLS178 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 17. " PLS177 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 16. " PLS176 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x14 15. " PLS175 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 14. " PLS174 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 13. " PLS173 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 12. " PLS172 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x14 11. " PLS171 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 10. " PLS170 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 9. " PLS169 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 8. " PLS168 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x14 7. " PLS167 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 6. " PLS166 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 5. " PLS165 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 4. " PLS164 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x14 3. " PLS163 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 2. " PLS162 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 1. " PLS161 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x14 0. " PLS160 ,Interrupt input detection type selection " "Level,Edge"
|
|
line.long 0x18 "PLSS6,Interrupt Detection Type Selection Register 6"
|
|
bitfld.long 0x18 31. " PLS223 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 30. " PLS222 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 29. " PLS221 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 28. " PLS220 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x18 27. " PLS219 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 26. " PLS218 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 25. " PLS217 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 24. " PLS216 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x18 23. " PLS215 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 22. " PLS214 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 21. " PLS213 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 20. " PLS212 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x18 19. " PLS211 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 18. " PLS210 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 17. " PLS209 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 16. " PLS208 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x18 15. " PLS207 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 14. " PLS206 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 13. " PLS205 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 12. " PLS204 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x18 11. " PLS203 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 10. " PLS202 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 9. " PLS201 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 8. " PLS200 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x18 7. " PLS199 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 6. " PLS198 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 5. " PLS197 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 4. " PLS196 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x18 3. " PLS195 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 2. " PLS194 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 1. " PLS193 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x18 0. " PLS192 ,Interrupt input detection type selection " "Level,Edge"
|
|
line.long 0x1C "PLSS7,Interrupt Detection Type Selection Register 7"
|
|
bitfld.long 0x1C 31. " PLS255 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 30. " PLS254 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 29. " PLS253 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 28. " PLS252 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x1C 27. " PLS251 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 26. " PLS250 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 25. " PLS249 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 24. " PLS248 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x1C 23. " PLS247 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 22. " PLS246 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 21. " PLS245 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 20. " PLS244 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x1C 19. " PLS243 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 18. " PLS242 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 17. " PLS241 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 16. " PLS240 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x1C 15. " PLS239 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 14. " PLS238 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 13. " PLS237 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 12. " PLS236 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x1C 11. " PLS235 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 10. " PLS234 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 9. " PLS233 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 8. " PLS232 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x1C 7. " PLS231 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 6. " PLS230 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 5. " PLS229 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 4. " PLS228 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x1C 3. " PLS227 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 2. " PLS226 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 1. " PLS225 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x1C 0. " PLS224 ,Interrupt input detection type selection " "Level,Edge"
|
|
group.long 0x1100++0x07
|
|
line.long 0x00 "PLSS8,Interrupt Detection Type Selection Register 8"
|
|
bitfld.long 0x00 31. " PLS287 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 30. " PLS286 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 29. " PLS285 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 28. " PLS284 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 27. " PLS283 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 26. " PLS282 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 25. " PLS281 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 24. " PLS280 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 23. " PLS279 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 22. " PLS278 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 21. " PLS277 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 20. " PLS276 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 19. " PLS275 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 18. " PLS274 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 17. " PLS273 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 16. " PLS272 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 15. " PLS271 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 14. " PLS270 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 13. " PLS269 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 12. " PLS268 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 11. " PLS267 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 10. " PLS266 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 9. " PLS265 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 8. " PLS264 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 7. " PLS263 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 6. " PLS262 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 5. " PLS261 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 4. " PLS260 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x00 3. " PLS259 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 2. " PLS258 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 1. " PLS257 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x00 0. " PLS256 ,Interrupt input detection type selection " "Level,Edge"
|
|
line.long 0x04 "PLSS9,Interrupt Detection Type Selection Register 9"
|
|
bitfld.long 0x04 12. " PLS300 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 11. " PLS299 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 10. " PLS298 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 9. " PLS297 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 8. " PLS296 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 7. " PLS295 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 6. " PLS294 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 5. " PLS293 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 4. " PLS292 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 3. " PLS291 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 2. " PLS290 ,Interrupt input detection type selection " "Level,Edge"
|
|
bitfld.long 0x04 1. " PLS289 ,Interrupt input detection type selection " "Level,Edge"
|
|
newline
|
|
bitfld.long 0x04 0. " PLS288 ,Interrupt input detection type selection " "Level,Edge"
|
|
tree.end
|
|
tree "PIC[300:0]"
|
|
group.long 0x120++0x1F
|
|
line.long 0x00 "PIC0,Edge Detection Bit Clear Register 0"
|
|
bitfld.long 0x00 31. " PIC31 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 30. " PIC30 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 29. " PIC29 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 28. " PIC28 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 27. " PIC27 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 26. " PIC26 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 25. " PIC25 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 24. " PIC24 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 23. " PIC23 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 22. " PIC22 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 21. " PIC21 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 20. " PIC20 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 19. " PIC19 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 18. " PIC18 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 17. " PIC17 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 16. " PIC16 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 15. " PIC15 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 14. " PIC14 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 13. " PIC12 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 12. " PIC12 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 11. " PIC11 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 10. " PIC10 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 9. " PIC9 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 8. " PIC8 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 7. " PIC7 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 6. " PIC6 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 5. " PIC5 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 4. " PIC4 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 3. " PIC3 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 2. " PIC2 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 1. " PIC1 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 0. " PIC0 ,Edge detection clear " "No change,Cleared"
|
|
line.long 0x04 "PICS1,Edge Detection Bit Clear Register 1"
|
|
bitfld.long 0x04 31. " PIC63 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 30. " PIC62 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 29. " PIC61 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 28. " PIC60 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 27. " PIC59 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 26. " PIC58 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 25. " PIC57 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 24. " PIC56 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 23. " PIC55 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 22. " PIC54 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 21. " PIC53 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 20. " PIC52 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 19. " PIC51 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 18. " PIC50 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 17. " PIC49 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 16. " PIC48 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 15. " PIC47 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 14. " PIC46 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 13. " PIC45 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 12. " PIC44 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 11. " PIC43 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 10. " PIC42 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 9. " PIC41 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 8. " PIC40 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 7. " PIC39 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 6. " PIC38 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 5. " PIC37 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 4. " PIC36 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 3. " PIC35 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 2. " PIC34 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 1. " PIC33 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 0. " PIC32 ,Edge detection clear " "No change,Cleared"
|
|
line.long 0x08 "PICS2,Edge Detection Bit Clear Register 2"
|
|
bitfld.long 0x08 31. " PIC95 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 30. " PIC94 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 29. " PIC93 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 28. " PIC92 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x08 27. " PIC91 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 26. " PIC90 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 25. " PIC89 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 24. " PIC88 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x08 23. " PIC87 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 22. " PIC86 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 21. " PIC85 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 20. " PIC84 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x08 19. " PIC83 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 18. " PIC82 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 17. " PIC81 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 16. " PIC80 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x08 15. " PIC79 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 14. " PIC78 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 13. " PIC77 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 12. " PIC76 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x08 11. " PIC75 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 10. " PIC74 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 9. " PIC73 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 8. " PIC72 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x08 7. " PIC71 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 6. " PIC70 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 5. " PIC69 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 4. " PIC68 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x08 3. " PIC67 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 2. " PIC66 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 1. " PIC65 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x08 0. " PIC64 ,Edge detection clear " "No change,Cleared"
|
|
line.long 0x0C "PICS3,Edge Detection Bit Clear Register 3"
|
|
bitfld.long 0x0C 31. " PIC127 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 30. " PIC126 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 29. " PIC125 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 28. " PIC124 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x0C 27. " PIC123 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 26. " PIC122 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 25. " PIC121 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 24. " PIC120 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x0C 23. " PIC119 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 22. " PIC118 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 21. " PIC117 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 20. " PIC116 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x0C 19. " PIC115 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 18. " PIC114 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 17. " PIC113 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 16. " PIC112 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x0C 15. " PIC111 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 14. " PIC110 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 13. " PIC109 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 12. " PIC108 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x0C 11. " PIC107 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 10. " PIC106 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 9. " PIC105 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 8. " PIC104 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x0C 7. " PIC103 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 6. " PIC102 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 5. " PIC101 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 4. " PIC100 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x0C 3. " PIC99 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 2. " PIC98 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 1. " PIC97 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x0C 0. " PIC96 ,Edge detection clear " "No change,Cleared"
|
|
line.long 0x10 "PICS4,Edge Detection Bit Clear Register 4"
|
|
bitfld.long 0x10 31. " PIC159 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 30. " PIC158 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 29. " PIC157 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 28. " PIC156 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x10 27. " PIC155 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 26. " PIC154 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 25. " PIC153 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 24. " PIC152 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x10 23. " PIC151 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 22. " PIC150 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 21. " PIC149 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 20. " PIC148 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x10 19. " PIC147 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 18. " PIC146 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 17. " PIC145 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 16. " PIC144 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x10 15. " PIC143 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 14. " PIC142 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 13. " PIC141 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 12. " PIC140 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x10 11. " PIC139 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 10. " PIC138 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 9. " PIC137 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 8. " PIC136 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x10 7. " PIC135 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 6. " PIC134 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 5. " PIC133 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 4. " PIC132 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x10 3. " PIC131 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 2. " PIC130 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 1. " PIC129 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x10 0. " PIC128 ,Edge detection clear " "No change,Cleared"
|
|
line.long 0x14 "PICS5,Edge Detection Bit Clear Register 5"
|
|
bitfld.long 0x14 31. " PIC191 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 30. " PIC190 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 29. " PIC189 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 28. " PIC188 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x14 27. " PIC187 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 26. " PIC186 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 25. " PIC185 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 24. " PIC184 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x14 23. " PIC183 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 22. " PIC182 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 21. " PIC181 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 20. " PIC180 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x14 19. " PIC179 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 18. " PIC178 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 17. " PIC177 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 16. " PIC176 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x14 15. " PIC175 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 14. " PIC174 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 13. " PIC173 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 12. " PIC172 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x14 11. " PIC171 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 10. " PIC170 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 9. " PIC169 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 8. " PIC168 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x14 7. " PIC167 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 6. " PIC166 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 5. " PIC165 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 4. " PIC164 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x14 3. " PIC163 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 2. " PIC162 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 1. " PIC161 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x14 0. " PIC160 ,Edge detection clear " "No change,Cleared"
|
|
line.long 0x18 "PICS6,Edge Detection Bit Clear Register 6"
|
|
bitfld.long 0x18 31. " PIC223 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 30. " PIC222 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 29. " PIC221 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 28. " PIC220 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x18 27. " PIC219 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 26. " PIC218 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 25. " PIC217 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 24. " PIC216 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x18 23. " PIC215 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 22. " PIC214 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 21. " PIC213 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 20. " PIC212 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x18 19. " PIC211 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 18. " PIC210 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 17. " PIC209 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 16. " PIC208 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x18 15. " PIC207 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 14. " PIC206 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 13. " PIC205 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 12. " PIC204 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x18 11. " PIC203 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 10. " PIC202 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 9. " PIC201 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 8. " PIC200 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x18 7. " PIC199 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 6. " PIC198 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 5. " PIC197 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 4. " PIC196 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x18 3. " PIC195 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 2. " PIC194 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 1. " PIC193 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x18 0. " PIC192 ,Edge detection clear " "No change,Cleared"
|
|
line.long 0x1C "PICS7,Edge Detection Bit Clear Register 7"
|
|
bitfld.long 0x1C 31. " PIC255 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 30. " PIC254 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 29. " PIC253 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 28. " PIC252 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x1C 27. " PIC251 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 26. " PIC250 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 25. " PIC249 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 24. " PIC248 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x1C 23. " PIC247 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 22. " PIC246 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 21. " PIC245 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 20. " PIC244 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x1C 19. " PIC243 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 18. " PIC242 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 17. " PIC241 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 16. " PIC240 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x1C 15. " PIC239 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 14. " PIC238 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 13. " PIC237 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 12. " PIC236 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x1C 11. " PIC235 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 10. " PIC234 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 9. " PIC233 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 8. " PIC232 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x1C 7. " PIC231 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 6. " PIC230 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 5. " PIC229 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 4. " PIC228 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x1C 3. " PIC227 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 2. " PIC226 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 1. " PIC225 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x1C 0. " PIC224 ,Edge detection clear " "No change,Cleared"
|
|
group.long 0x1120++0x07
|
|
line.long 0x00 "PICS8,Edge Detection Bit Clear Register 8"
|
|
bitfld.long 0x00 31. " PIC287 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 30. " PIC286 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 29. " PIC285 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 28. " PIC284 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 27. " PIC283 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 26. " PIC282 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 25. " PIC281 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 24. " PIC280 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 23. " PIC279 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 22. " PIC278 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 21. " PIC277 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 20. " PIC276 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 19. " PIC275 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 18. " PIC274 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 17. " PIC273 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 16. " PIC272 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 15. " PIC271 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 14. " PIC270 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 13. " PIC269 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 12. " PIC268 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 11. " PIC267 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 10. " PIC266 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 9. " PIC265 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 8. " PIC264 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 7. " PIC263 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 6. " PIC262 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 5. " PIC261 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 4. " PIC260 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x00 3. " PIC259 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 2. " PIC258 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 1. " PIC257 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x00 0. " PIC256 ,Edge detection clear " "No change,Cleared"
|
|
line.long 0x04 "PICS9,Edge Detection Bit Clear Register 9"
|
|
bitfld.long 0x04 12. " PIC300 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 11. " PIC299 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 10. " PIC298 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 9. " PIC297 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 8. " PIC296 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 7. " PIC295 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 6. " PIC294 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 5. " PIC293 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 4. " PIC292 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 3. " PIC291 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 2. " PIC290 ,Edge detection clear " "No change,Cleared"
|
|
bitfld.long 0x04 1. " PIC289 ,Edge detection clear " "No change,Cleared"
|
|
newline
|
|
bitfld.long 0x04 0. " PIC288 ,Edge detection clear " "No change,Cleared"
|
|
tree.end
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "PRLM0,Interrupt Priority Level Mask Register 0"
|
|
bitfld.long 0x00 15. " PRLM15 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 14. " PRLM14 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 13. " PRLM13 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 12. " PRLM12 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
textline ""
|
|
bitfld.long 0x00 11. " PRLM11 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 10. " PRLM10 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 9. " PRLM9 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 8. " PRLM8 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
textline ""
|
|
bitfld.long 0x00 7. " PRLM7 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 6. " PRLM6 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 5. " PRLM5 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 4. " PRLM4 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
textline ""
|
|
bitfld.long 0x00 3. " PRLM3 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 2. " PRLM2 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 1. " PRLM1 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 0. " PRLM0 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
group.long 0x11C0++0x03
|
|
line.long 0x00 "PRLM1,Interrupt Priority Level Mask Register 1"
|
|
bitfld.long 0x00 15. " PRLM15 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 14. " PRLM14 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 13. " PRLM13 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 12. " PRLM12 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
textline ""
|
|
bitfld.long 0x00 11. " PRLM11 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 10. " PRLM10 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 9. " PRLM9 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 8. " PRLM8 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
textline ""
|
|
bitfld.long 0x00 7. " PRLM7 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 6. " PRLM6 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 5. " PRLM5 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 4. " PRLM4 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
textline ""
|
|
bitfld.long 0x00 3. " PRLM3 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 2. " PRLM2 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 1. " PRLM1 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
bitfld.long 0x00 0. " PRLM0 ,Interrupt Priority Level Setting" "No change,Masked"
|
|
group.long 0x1C4++0x03
|
|
line.long 0x00 "PRLC0,Interrupt Priority Level Mask Clear Register 0"
|
|
bitfld.long 0x00 15. " PRLC15 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 14. " PRLC14 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 13. " PRLC13 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 12. " PRLC12 ,Interrupt priority level clear" "No change,Cleared"
|
|
textline ""
|
|
bitfld.long 0x00 11. " PRLC11 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 10. " PRLC10 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 9. " PRLC9 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 8. " PRLC8 ,Interrupt priority level clear" "No change,Cleared"
|
|
textline ""
|
|
bitfld.long 0x00 7. " PRLC7 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 6. " PRLC6 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 5. " PRLC5 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 4. " PRLC4 ,Interrupt priority level clear" "No change,Cleared"
|
|
textline ""
|
|
bitfld.long 0x00 3. " PRLC3 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 2. " PRLC2 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 1. " PRLC1 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 0. " PRLC0 ,Interrupt priority level clear" "No change,Cleared"
|
|
group.long 0x11C4++0x03
|
|
line.long 0x00 "PRLC1,Interrupt Priority Level Mask Clear Register 1"
|
|
bitfld.long 0x00 15. " PRLC15 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 14. " PRLC14 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 13. " PRLC13 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 12. " PRLC12 ,Interrupt priority level clear" "No change,Cleared"
|
|
textline ""
|
|
bitfld.long 0x00 11. " PRLC11 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 10. " PRLC10 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 9. " PRLC9 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 8. " PRLC8 ,Interrupt priority level clear" "No change,Cleared"
|
|
textline ""
|
|
bitfld.long 0x00 7. " PRLC7 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 6. " PRLC6 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 5. " PRLC5 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 4. " PRLC4 ,Interrupt priority level clear" "No change,Cleared"
|
|
textline ""
|
|
bitfld.long 0x00 3. " PRLC3 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 2. " PRLC2 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 1. " PRLC1 ,Interrupt priority level clear" "No change,Cleared"
|
|
bitfld.long 0x00 0. " PRLC0 ,Interrupt priority level clear" "No change,Cleared"
|
|
wgroup.long 0x1C8++0x03
|
|
line.long 0x00 "UEN0,User Mode Enable Register 0"
|
|
bitfld.long 0x00 0. " UE ,Interrupt control register access selection" "Disabled,Enabled"
|
|
wgroup.long 0x11C8++0x03
|
|
line.long 0x00 "UEN1,User Mode Enable Register 1"
|
|
bitfld.long 0x00 0. " UE ,Interrupt control register access selection" "Disabled,Enabled"
|
|
wgroup.long 0x200++0x03
|
|
line.long 0x00 "HVA0,Interrupt Address Register 0"
|
|
tree "ISS[300:0]"
|
|
rgroup.long 0x210++0x1F
|
|
line.long 0x00 "ISS0,Interrupt Service Status Register 0"
|
|
bitfld.long 0x00 31. " ISS31 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 30. " ISS30 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 29. " ISS29 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 28. " ISS28 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 27. " ISS27 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 26. " ISS26 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 25. " ISS25 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 24. " ISS24 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 23. " ISS23 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 22. " ISS22 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 21. " ISS21 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 20. " ISS20 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 19. " ISS19 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 18. " ISS18 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 17. " ISS17 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 16. " ISS16 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 15. " ISS15 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 14. " ISS14 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 13. " ISS13 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 12. " ISS12 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 11. " ISS11 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 10. " ISS10 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 9. " ISS9 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 8. " ISS8 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " ISS7 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 6. " ISS6 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 5. " ISS5 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 4. " ISS4 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 3. " ISS3 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 2. " ISS2 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 1. " ISS1 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
line.long 0x04 "ISS1,Interrupt Service Status Register 1"
|
|
bitfld.long 0x04 31. " ISS63 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 30. " ISS62 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 29. " ISS61 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 28. " ISS60 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 27. " ISS59 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 26. " ISS58 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 25. " ISS57 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 24. " ISS56 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 23. " ISS55 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 22. " ISS54 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 21. " ISS53 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 20. " ISS52 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 19. " ISS51 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 18. " ISS50 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 17. " ISS49 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 16. " ISS48 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 15. " ISS47 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 14. " ISS46 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 13. " ISS45 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 12. " ISS44 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 11. " ISS43 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 10. " ISS42 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 9. " ISS41 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 8. " ISS40 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 7. " ISS39 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 6. " ISS38 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 5. " ISS37 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 4. " ISS36 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 3. " ISS35 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 2. " ISS34 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 1. " ISS33 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 0. " ISS32 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
line.long 0x08 "ISS2,Interrupt Service Status Register 2"
|
|
bitfld.long 0x08 31. " ISS95 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 30. " ISS94 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 29. " ISS93 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 28. " ISS92 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x08 27. " ISS91 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 26. " ISS90 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 25. " ISS89 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 24. " ISS88 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x08 23. " ISS87 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 22. " ISS86 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 21. " ISS85 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 20. " ISS84 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x08 19. " ISS83 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 18. " ISS82 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 17. " ISS81 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 16. " ISS80 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x08 15. " ISS79 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 14. " ISS78 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 13. " ISS77 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 12. " ISS76 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x08 11. " ISS75 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 10. " ISS74 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 9. " ISS73 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 8. " ISS72 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x08 7. " ISS71 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 6. " ISS70 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 5. " ISS69 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 4. " ISS68 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x08 3. " ISS67 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 2. " ISS66 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 1. " ISS65 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x08 0. " ISS64 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
line.long 0x0C "ISS3,Interrupt Service Status Register 3"
|
|
bitfld.long 0x0C 31. " ISS127 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 30. " ISS126 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 29. " ISS125 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 28. " ISS124 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x0C 27. " ISS123 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 26. " ISS122 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 25. " ISS121 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 24. " ISS120 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x0C 23. " ISS119 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 22. " ISS118 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 21. " ISS117 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 20. " ISS116 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x0C 19. " ISS115 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 18. " ISS114 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 17. " ISS113 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 16. " ISS112 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x0C 15. " ISS111 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 14. " ISS110 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 13. " ISS109 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 12. " ISS108 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x0C 11. " ISS107 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 10. " ISS106 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 9. " ISS105 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 8. " ISS104 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x0C 7. " ISS103 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 6. " ISS102 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 5. " ISS101 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 4. " ISS100 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x0C 3. " ISS99 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 2. " ISS98 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 1. " ISS97 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x0C 0. " ISS96 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
line.long 0x10 "ISS4,Interrupt Service Status Register 4"
|
|
bitfld.long 0x10 31. " ISS159 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 30. " ISS158 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 29. " ISS157 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 28. " ISS156 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x10 27. " ISS155 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 26. " ISS154 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 25. " ISS153 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 24. " ISS152 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x10 23. " ISS151 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 22. " ISS150 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 21. " ISS149 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 20. " ISS148 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x10 19. " ISS147 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 18. " ISS146 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 17. " ISS145 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 16. " ISS144 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x10 15. " ISS143 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 14. " ISS142 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 13. " ISS141 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 12. " ISS140 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x10 11. " ISS139 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 10. " ISS138 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 9. " ISS137 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 8. " ISS136 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x10 7. " ISS135 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 6. " ISS134 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 5. " ISS133 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 4. " ISS132 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x10 3. " ISS131 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 2. " ISS130 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 1. " ISS129 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x10 0. " ISS128 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
line.long 0x14 "ISS5,Interrupt Service Status Register 5"
|
|
bitfld.long 0x14 31. " ISS191 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 30. " ISS190 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 29. " ISS189 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 28. " ISS188 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x14 27. " ISS187 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 26. " ISS186 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 25. " ISS185 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 24. " ISS184 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x14 23. " ISS183 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 22. " ISS182 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 21. " ISS181 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 20. " ISS180 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x14 19. " ISS179 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 18. " ISS178 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 17. " ISS177 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 16. " ISS176 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x14 15. " ISS175 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 14. " ISS174 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 13. " ISS173 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 12. " ISS172 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x14 11. " ISS171 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 10. " ISS170 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 9. " ISS169 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 8. " ISS168 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x14 7. " ISS167 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 6. " ISS166 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 5. " ISS165 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 4. " ISS164 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x14 3. " ISS163 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 2. " ISS162 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 1. " ISS161 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x14 0. " ISS160 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
line.long 0x18 "ISS6,Interrupt Service Status Register 6"
|
|
bitfld.long 0x18 31. " ISS223 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 30. " ISS222 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 29. " ISS221 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 28. " ISS220 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x18 27. " ISS219 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 26. " ISS218 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 25. " ISS217 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 24. " ISS216 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x18 23. " ISS215 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 22. " ISS214 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 21. " ISS213 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 20. " ISS212 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x18 19. " ISS211 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 18. " ISS210 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 17. " ISS209 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 16. " ISS208 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x18 15. " ISS207 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 14. " ISS206 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 13. " ISS205 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 12. " ISS204 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x18 11. " ISS203 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 10. " ISS202 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 9. " ISS201 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 8. " ISS200 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x18 7. " ISS199 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 6. " ISS198 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 5. " ISS197 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 4. " ISS196 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x18 3. " ISS195 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 2. " ISS194 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 1. " ISS193 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x18 0. " ISS192 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
line.long 0x1C "ISS7,Interrupt Service Status Register 7"
|
|
bitfld.long 0x1C 31. " ISS255 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 30. " ISS254 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 29. " ISS253 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 28. " ISS252 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x1C 27. " ISS251 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 26. " ISS250 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 25. " ISS249 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 24. " ISS248 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x1C 23. " ISS247 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 22. " ISS246 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 21. " ISS245 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 20. " ISS244 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x1C 19. " ISS243 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 18. " ISS242 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 17. " ISS241 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 16. " ISS240 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x1C 15. " ISS239 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 14. " ISS238 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 13. " ISS237 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 12. " ISS236 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x1C 11. " ISS235 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 10. " ISS234 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 9. " ISS233 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 8. " ISS232 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x1C 7. " ISS231 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 6. " ISS230 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 5. " ISS229 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 4. " ISS228 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x1C 3. " ISS227 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 2. " ISS226 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 1. " ISS225 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x1C 0. " ISS224 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
rgroup.long 0x1210++0x07
|
|
line.long 0x00 "ISS8,Interrupt Service Status Register 8"
|
|
bitfld.long 0x00 31. " ISS287 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 30. " ISS286 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 29. " ISS285 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 28. " ISS284 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 27. " ISS283 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 26. " ISS282 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 25. " ISS281 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 24. " ISS280 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 23. " ISS279 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 22. " ISS278 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 21. " ISS277 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 20. " ISS276 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 19. " ISS275 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 18. " ISS274 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 17. " ISS273 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 16. " ISS272 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 15. " ISS271 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 14. " ISS270 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 13. " ISS269 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 12. " ISS268 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 11. " ISS267 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 10. " ISS266 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 9. " ISS265 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 8. " ISS264 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " ISS263 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 6. " ISS262 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 5. " ISS261 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 4. " ISS260 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x00 3. " ISS259 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 2. " ISS258 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 1. " ISS257 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x00 0. " ISS256 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
line.long 0x04 "ISS9,Interrupt Service Status Register 9"
|
|
bitfld.long 0x04 12. " ISS300 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 11. " ISS299 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 10. " ISS298 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 9. " ISS297 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 8. " ISS296 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 7. " ISS295 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 6. " ISS294 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 5. " ISS293 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 4. " ISS292 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 3. " ISS291 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 2. " ISS290 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
bitfld.long 0x04 1. " ISS289 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
newline
|
|
bitfld.long 0x04 0. " ISS288 ,IRQ interrupt request service flag" "Not executed,Executed or suspended"
|
|
tree.end
|
|
tree "ISC[300:0]"
|
|
rgroup.long 0x210++0x1F
|
|
line.long 0x00 "ISC0,Interrupt Service Current Register 0"
|
|
bitfld.long 0x00 31. " ISC31 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 30. " ISC30 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 29. " ISC29 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 28. " ISC28 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 27. " ISC27 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 26. " ISC26 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 25. " ISC25 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 24. " ISC24 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 23. " ISC23 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 22. " ISC22 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 21. " ISC21 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 20. " ISC20 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 19. " ISC19 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 18. " ISC18 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 17. " ISC17 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 16. " ISC16 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 15. " ISC15 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 14. " ISC14 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 13. " ISC13 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 12. " ISC12 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 11. " ISC11 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 10. " ISC10 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 9. " ISC9 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 8. " ISC8 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 7. " ISC7 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 6. " ISC6 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 5. " ISC5 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 4. " ISC4 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 3. " ISC3 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 2. " ISC2 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 1. " ISC1 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
line.long 0x04 "ISC1,Interrupt Service Current Register 1"
|
|
bitfld.long 0x04 31. " ISC63 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 30. " ISC62 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 29. " ISC61 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 28. " ISC60 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 27. " ISC59 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 26. " ISC58 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 25. " ISC57 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 24. " ISC56 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 23. " ISC55 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 22. " ISC54 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 21. " ISC53 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 20. " ISC52 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 19. " ISC51 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 18. " ISC50 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 17. " ISC49 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 16. " ISC48 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 15. " ISC47 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 14. " ISC46 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 13. " ISC45 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 12. " ISC44 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 11. " ISC43 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 10. " ISC42 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 9. " ISC41 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 8. " ISC40 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 7. " ISC39 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 6. " ISC38 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 5. " ISC37 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 4. " ISC36 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 3. " ISC35 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 2. " ISC34 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 1. " ISC33 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 0. " ISC32 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
line.long 0x08 "ISC2,Interrupt Service Current Register 2"
|
|
bitfld.long 0x08 31. " ISC95 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 30. " ISC94 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 29. " ISC93 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 28. " ISC92 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x08 27. " ISC91 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 26. " ISC90 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 25. " ISC89 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 24. " ISC88 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x08 23. " ISC87 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 22. " ISC86 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 21. " ISC85 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 20. " ISC84 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x08 19. " ISC83 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 18. " ISC82 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 17. " ISC81 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 16. " ISC80 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x08 15. " ISC79 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 14. " ISC78 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 13. " ISC77 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 12. " ISC76 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x08 11. " ISC75 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 10. " ISC74 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 9. " ISC73 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 8. " ISC72 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x08 7. " ISC71 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 6. " ISC70 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 5. " ISC69 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 4. " ISC68 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x08 3. " ISC67 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 2. " ISC66 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 1. " ISC65 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x08 0. " ISC64 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
line.long 0x0C "ISC3,Interrupt Service Current Register 3"
|
|
bitfld.long 0x0C 31. " ISC127 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 30. " ISC126 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 29. " ISC125 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 28. " ISC124 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x0C 27. " ISC123 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 26. " ISC122 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 25. " ISC121 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 24. " ISC120 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x0C 23. " ISC119 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 22. " ISC118 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 21. " ISC117 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 20. " ISC116 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x0C 19. " ISC115 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 18. " ISC114 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 17. " ISC113 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 16. " ISC112 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x0C 15. " ISC111 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 14. " ISC110 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 13. " ISC109 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 12. " ISC108 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x0C 11. " ISC107 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 10. " ISC106 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 9. " ISC105 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 8. " ISC104 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x0C 7. " ISC103 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 6. " ISC102 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 5. " ISC101 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 4. " ISC100 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x0C 3. " ISC99 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 2. " ISC98 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 1. " ISC97 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x0C 0. " ISC96 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
line.long 0x10 "ISC4,Interrupt Service Current Register 4"
|
|
bitfld.long 0x10 31. " ISC159 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 30. " ISC158 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 29. " ISC157 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 28. " ISC156 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x10 27. " ISC155 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 26. " ISC154 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 25. " ISC153 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 24. " ISC152 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x10 23. " ISC151 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 22. " ISC150 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 21. " ISC149 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 20. " ISC148 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x10 19. " ISC147 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 18. " ISC146 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 17. " ISC145 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 16. " ISC144 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x10 15. " ISC143 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 14. " ISC142 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 13. " ISC141 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 12. " ISC140 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x10 11. " ISC139 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 10. " ISC138 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 9. " ISC137 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 8. " ISC136 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x10 7. " ISC135 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 6. " ISC134 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 5. " ISC133 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 4. " ISC132 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x10 3. " ISC131 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 2. " ISC130 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 1. " ISC129 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x10 0. " ISC128 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
line.long 0x14 "ISC5,Interrupt Service Current Register 5"
|
|
bitfld.long 0x14 31. " ISC191 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 30. " ISC190 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 29. " ISC189 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 28. " ISC188 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x14 27. " ISC187 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 26. " ISC186 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 25. " ISC185 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 24. " ISC184 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x14 23. " ISC183 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 22. " ISC182 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 21. " ISC181 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 20. " ISC180 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x14 19. " ISC179 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 18. " ISC178 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 17. " ISC177 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 16. " ISC176 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x14 15. " ISC175 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 14. " ISC174 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 13. " ISC173 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 12. " ISC172 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x14 11. " ISC171 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 10. " ISC170 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 9. " ISC169 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 8. " ISC168 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x14 7. " ISC167 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 6. " ISC166 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 5. " ISC165 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 4. " ISC164 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x14 3. " ISC163 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 2. " ISC162 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 1. " ISC161 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x14 0. " ISC160 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
line.long 0x18 "ISC6,Interrupt Service Current Register 6"
|
|
bitfld.long 0x18 31. " ISC223 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 30. " ISC222 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 29. " ISC221 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 28. " ISC220 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x18 27. " ISC219 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 26. " ISC218 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 25. " ISC217 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 24. " ISC216 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x18 23. " ISC215 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 22. " ISC214 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 21. " ISC213 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 20. " ISC212 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x18 19. " ISC211 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 18. " ISC210 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 17. " ISC209 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 16. " ISC208 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x18 15. " ISC207 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 14. " ISC206 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 13. " ISC205 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 12. " ISC204 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x18 11. " ISC203 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 10. " ISC202 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 9. " ISC201 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 8. " ISC200 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x18 7. " ISC199 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 6. " ISC198 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 5. " ISC197 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 4. " ISC196 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x18 3. " ISC195 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 2. " ISC194 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 1. " ISC193 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x18 0. " ISC192 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
line.long 0x1C "ISC7,Interrupt Service Current Register 7"
|
|
bitfld.long 0x1C 31. " ISC255 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 30. " ISC254 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 29. " ISC253 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 28. " ISC252 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x1C 27. " ISC251 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 26. " ISC250 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 25. " ISC249 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 24. " ISC248 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x1C 23. " ISC247 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 22. " ISC246 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 21. " ISC245 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 20. " ISC244 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x1C 19. " ISC243 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 18. " ISC242 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 17. " ISC241 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 16. " ISC240 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x1C 15. " ISC239 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 14. " ISC238 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 13. " ISC237 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 12. " ISC236 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x1C 11. " ISC235 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 10. " ISC234 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 9. " ISC233 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 8. " ISC232 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x1C 7. " ISC231 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 6. " ISC230 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 5. " ISC229 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 4. " ISC228 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x1C 3. " ISC227 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 2. " ISC226 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 1. " ISC225 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x1C 0. " ISC224 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
rgroup.long 0x1210++0x07
|
|
line.long 0x00 "ISC8,Interrupt Service Current Register 8"
|
|
bitfld.long 0x00 31. " ISC287 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 30. " ISC286 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 29. " ISC285 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 28. " ISC284 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 27. " ISC283 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 26. " ISC282 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 25. " ISC281 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 24. " ISC280 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 23. " ISC279 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 22. " ISC278 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 21. " ISC277 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 20. " ISC276 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 19. " ISC275 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 18. " ISC274 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 17. " ISC273 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 16. " ISC272 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 15. " ISC271 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 14. " ISC270 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 13. " ISC269 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 12. " ISC268 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 11. " ISC267 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 10. " ISC266 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 9. " ISC265 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 8. " ISC264 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 7. " ISC263 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 6. " ISC262 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 5. " ISC261 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 4. " ISC260 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x00 3. " ISC259 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 2. " ISC258 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 1. " ISC257 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x00 0. " ISC256 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
line.long 0x04 "ISC9,Interrupt Service Current Register 9"
|
|
bitfld.long 0x04 12. " ISC300 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 11. " ISC299 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 10. " ISC298 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 9. " ISC297 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 8. " ISC296 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 7. " ISC295 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 6. " ISC294 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 5. " ISC293 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 4. " ISC292 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 3. " ISC291 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 2. " ISC290 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
bitfld.long 0x04 1. " ISC289 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
newline
|
|
bitfld.long 0x04 0. " ISC288 ,IRQ interrupt request service flag" "Not executed,Highest priority"
|
|
tree.end
|
|
tree "VAD[300:0]"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "VAD1,Interrupt Address Store Register 0"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "VAD2,Interrupt Address Store Register 0"
|
|
group.long 0x40C++0x03
|
|
line.long 0x00 "VAD3,Interrupt Address Store Register 0"
|
|
group.long 0x410++0x03
|
|
line.long 0x00 "VAD4,Interrupt Address Store Register 0"
|
|
group.long 0x414++0x03
|
|
line.long 0x00 "VAD5,Interrupt Address Store Register 0"
|
|
group.long 0x418++0x03
|
|
line.long 0x00 "VAD6,Interrupt Address Store Register 0"
|
|
group.long 0x41C++0x03
|
|
line.long 0x00 "VAD7,Interrupt Address Store Register 0"
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "VAD8,Interrupt Address Store Register 0"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "VAD9,Interrupt Address Store Register 0"
|
|
group.long 0x428++0x03
|
|
line.long 0x00 "VAD10,Interrupt Address Store Register 0"
|
|
group.long 0x42C++0x03
|
|
line.long 0x00 "VAD11,Interrupt Address Store Register 0"
|
|
group.long 0x430++0x03
|
|
line.long 0x00 "VAD12,Interrupt Address Store Register 0"
|
|
group.long 0x434++0x03
|
|
line.long 0x00 "VAD13,Interrupt Address Store Register 0"
|
|
group.long 0x438++0x03
|
|
line.long 0x00 "VAD14,Interrupt Address Store Register 0"
|
|
group.long 0x43C++0x03
|
|
line.long 0x00 "VAD15,Interrupt Address Store Register 0"
|
|
group.long 0x440++0x03
|
|
line.long 0x00 "VAD16,Interrupt Address Store Register 0"
|
|
group.long 0x444++0x03
|
|
line.long 0x00 "VAD17,Interrupt Address Store Register 0"
|
|
group.long 0x448++0x03
|
|
line.long 0x00 "VAD18,Interrupt Address Store Register 0"
|
|
group.long 0x44C++0x03
|
|
line.long 0x00 "VAD19,Interrupt Address Store Register 0"
|
|
group.long 0x450++0x03
|
|
line.long 0x00 "VAD20,Interrupt Address Store Register 0"
|
|
group.long 0x454++0x03
|
|
line.long 0x00 "VAD21,Interrupt Address Store Register 0"
|
|
group.long 0x458++0x03
|
|
line.long 0x00 "VAD22,Interrupt Address Store Register 0"
|
|
group.long 0x45C++0x03
|
|
line.long 0x00 "VAD23,Interrupt Address Store Register 0"
|
|
group.long 0x460++0x03
|
|
line.long 0x00 "VAD24,Interrupt Address Store Register 0"
|
|
group.long 0x464++0x03
|
|
line.long 0x00 "VAD25,Interrupt Address Store Register 0"
|
|
group.long 0x468++0x03
|
|
line.long 0x00 "VAD26,Interrupt Address Store Register 0"
|
|
group.long 0x46C++0x03
|
|
line.long 0x00 "VAD27,Interrupt Address Store Register 0"
|
|
group.long 0x470++0x03
|
|
line.long 0x00 "VAD28,Interrupt Address Store Register 0"
|
|
group.long 0x474++0x03
|
|
line.long 0x00 "VAD29,Interrupt Address Store Register 0"
|
|
group.long 0x478++0x03
|
|
line.long 0x00 "VAD30,Interrupt Address Store Register 0"
|
|
group.long 0x47C++0x03
|
|
line.long 0x00 "VAD31,Interrupt Address Store Register 0"
|
|
group.long 0x480++0x03
|
|
line.long 0x00 "VAD32,Interrupt Address Store Register 0"
|
|
group.long 0x484++0x03
|
|
line.long 0x00 "VAD33,Interrupt Address Store Register 0"
|
|
group.long 0x488++0x03
|
|
line.long 0x00 "VAD34,Interrupt Address Store Register 0"
|
|
group.long 0x48C++0x03
|
|
line.long 0x00 "VAD35,Interrupt Address Store Register 0"
|
|
group.long 0x490++0x03
|
|
line.long 0x00 "VAD36,Interrupt Address Store Register 0"
|
|
group.long 0x494++0x03
|
|
line.long 0x00 "VAD37,Interrupt Address Store Register 0"
|
|
group.long 0x498++0x03
|
|
line.long 0x00 "VAD38,Interrupt Address Store Register 0"
|
|
group.long 0x49C++0x03
|
|
line.long 0x00 "VAD39,Interrupt Address Store Register 0"
|
|
group.long 0x4A0++0x03
|
|
line.long 0x00 "VAD40,Interrupt Address Store Register 0"
|
|
group.long 0x4A4++0x03
|
|
line.long 0x00 "VAD41,Interrupt Address Store Register 0"
|
|
group.long 0x4A8++0x03
|
|
line.long 0x00 "VAD42,Interrupt Address Store Register 0"
|
|
group.long 0x4AC++0x03
|
|
line.long 0x00 "VAD43,Interrupt Address Store Register 0"
|
|
group.long 0x4B0++0x03
|
|
line.long 0x00 "VAD44,Interrupt Address Store Register 0"
|
|
group.long 0x4B4++0x03
|
|
line.long 0x00 "VAD45,Interrupt Address Store Register 0"
|
|
group.long 0x4B8++0x03
|
|
line.long 0x00 "VAD46,Interrupt Address Store Register 0"
|
|
group.long 0x4BC++0x03
|
|
line.long 0x00 "VAD47,Interrupt Address Store Register 0"
|
|
group.long 0x4C0++0x03
|
|
line.long 0x00 "VAD48,Interrupt Address Store Register 0"
|
|
group.long 0x4C4++0x03
|
|
line.long 0x00 "VAD49,Interrupt Address Store Register 0"
|
|
group.long 0x4C8++0x03
|
|
line.long 0x00 "VAD50,Interrupt Address Store Register 0"
|
|
group.long 0x4CC++0x03
|
|
line.long 0x00 "VAD51,Interrupt Address Store Register 0"
|
|
group.long 0x4D0++0x03
|
|
line.long 0x00 "VAD52,Interrupt Address Store Register 0"
|
|
group.long 0x4D4++0x03
|
|
line.long 0x00 "VAD53,Interrupt Address Store Register 0"
|
|
group.long 0x4D8++0x03
|
|
line.long 0x00 "VAD54,Interrupt Address Store Register 0"
|
|
group.long 0x4DC++0x03
|
|
line.long 0x00 "VAD55,Interrupt Address Store Register 0"
|
|
group.long 0x4E0++0x03
|
|
line.long 0x00 "VAD56,Interrupt Address Store Register 0"
|
|
group.long 0x4E4++0x03
|
|
line.long 0x00 "VAD57,Interrupt Address Store Register 0"
|
|
group.long 0x4E8++0x03
|
|
line.long 0x00 "VAD58,Interrupt Address Store Register 0"
|
|
group.long 0x4EC++0x03
|
|
line.long 0x00 "VAD59,Interrupt Address Store Register 0"
|
|
group.long 0x4F0++0x03
|
|
line.long 0x00 "VAD60,Interrupt Address Store Register 0"
|
|
group.long 0x4F4++0x03
|
|
line.long 0x00 "VAD61,Interrupt Address Store Register 0"
|
|
group.long 0x4F8++0x03
|
|
line.long 0x00 "VAD62,Interrupt Address Store Register 0"
|
|
group.long 0x4FC++0x03
|
|
line.long 0x00 "VAD63,Interrupt Address Store Register 0"
|
|
group.long 0x500++0x03
|
|
line.long 0x00 "VAD64,Interrupt Address Store Register 0"
|
|
group.long 0x504++0x03
|
|
line.long 0x00 "VAD65,Interrupt Address Store Register 0"
|
|
group.long 0x508++0x03
|
|
line.long 0x00 "VAD66,Interrupt Address Store Register 0"
|
|
group.long 0x50C++0x03
|
|
line.long 0x00 "VAD67,Interrupt Address Store Register 0"
|
|
group.long 0x510++0x03
|
|
line.long 0x00 "VAD68,Interrupt Address Store Register 0"
|
|
group.long 0x514++0x03
|
|
line.long 0x00 "VAD69,Interrupt Address Store Register 0"
|
|
group.long 0x518++0x03
|
|
line.long 0x00 "VAD70,Interrupt Address Store Register 0"
|
|
group.long 0x51C++0x03
|
|
line.long 0x00 "VAD71,Interrupt Address Store Register 0"
|
|
group.long 0x520++0x03
|
|
line.long 0x00 "VAD72,Interrupt Address Store Register 0"
|
|
group.long 0x524++0x03
|
|
line.long 0x00 "VAD73,Interrupt Address Store Register 0"
|
|
group.long 0x528++0x03
|
|
line.long 0x00 "VAD74,Interrupt Address Store Register 0"
|
|
group.long 0x52C++0x03
|
|
line.long 0x00 "VAD75,Interrupt Address Store Register 0"
|
|
group.long 0x530++0x03
|
|
line.long 0x00 "VAD76,Interrupt Address Store Register 0"
|
|
group.long 0x534++0x03
|
|
line.long 0x00 "VAD77,Interrupt Address Store Register 0"
|
|
group.long 0x538++0x03
|
|
line.long 0x00 "VAD78,Interrupt Address Store Register 0"
|
|
group.long 0x53C++0x03
|
|
line.long 0x00 "VAD79,Interrupt Address Store Register 0"
|
|
group.long 0x540++0x03
|
|
line.long 0x00 "VAD80,Interrupt Address Store Register 0"
|
|
group.long 0x544++0x03
|
|
line.long 0x00 "VAD81,Interrupt Address Store Register 0"
|
|
group.long 0x548++0x03
|
|
line.long 0x00 "VAD82,Interrupt Address Store Register 0"
|
|
group.long 0x54C++0x03
|
|
line.long 0x00 "VAD83,Interrupt Address Store Register 0"
|
|
group.long 0x550++0x03
|
|
line.long 0x00 "VAD84,Interrupt Address Store Register 0"
|
|
group.long 0x554++0x03
|
|
line.long 0x00 "VAD85,Interrupt Address Store Register 0"
|
|
group.long 0x558++0x03
|
|
line.long 0x00 "VAD86,Interrupt Address Store Register 0"
|
|
group.long 0x55C++0x03
|
|
line.long 0x00 "VAD87,Interrupt Address Store Register 0"
|
|
group.long 0x560++0x03
|
|
line.long 0x00 "VAD88,Interrupt Address Store Register 0"
|
|
group.long 0x564++0x03
|
|
line.long 0x00 "VAD89,Interrupt Address Store Register 0"
|
|
group.long 0x568++0x03
|
|
line.long 0x00 "VAD90,Interrupt Address Store Register 0"
|
|
group.long 0x56C++0x03
|
|
line.long 0x00 "VAD91,Interrupt Address Store Register 0"
|
|
group.long 0x570++0x03
|
|
line.long 0x00 "VAD92,Interrupt Address Store Register 0"
|
|
group.long 0x574++0x03
|
|
line.long 0x00 "VAD93,Interrupt Address Store Register 0"
|
|
group.long 0x578++0x03
|
|
line.long 0x00 "VAD94,Interrupt Address Store Register 0"
|
|
group.long 0x57C++0x03
|
|
line.long 0x00 "VAD95,Interrupt Address Store Register 0"
|
|
group.long 0x580++0x03
|
|
line.long 0x00 "VAD96,Interrupt Address Store Register 0"
|
|
group.long 0x584++0x03
|
|
line.long 0x00 "VAD97,Interrupt Address Store Register 0"
|
|
group.long 0x588++0x03
|
|
line.long 0x00 "VAD98,Interrupt Address Store Register 0"
|
|
group.long 0x58C++0x03
|
|
line.long 0x00 "VAD99,Interrupt Address Store Register 0"
|
|
group.long 0x590++0x03
|
|
line.long 0x00 "VAD100,Interrupt Address Store Register 0"
|
|
group.long 0x594++0x03
|
|
line.long 0x00 "VAD101,Interrupt Address Store Register 0"
|
|
group.long 0x598++0x03
|
|
line.long 0x00 "VAD102,Interrupt Address Store Register 0"
|
|
group.long 0x59C++0x03
|
|
line.long 0x00 "VAD103,Interrupt Address Store Register 0"
|
|
group.long 0x5A0++0x03
|
|
line.long 0x00 "VAD104,Interrupt Address Store Register 0"
|
|
group.long 0x5A4++0x03
|
|
line.long 0x00 "VAD105,Interrupt Address Store Register 0"
|
|
group.long 0x5A8++0x03
|
|
line.long 0x00 "VAD106,Interrupt Address Store Register 0"
|
|
group.long 0x5AC++0x03
|
|
line.long 0x00 "VAD107,Interrupt Address Store Register 0"
|
|
group.long 0x5B0++0x03
|
|
line.long 0x00 "VAD108,Interrupt Address Store Register 0"
|
|
group.long 0x5B4++0x03
|
|
line.long 0x00 "VAD109,Interrupt Address Store Register 0"
|
|
group.long 0x5B8++0x03
|
|
line.long 0x00 "VAD110,Interrupt Address Store Register 0"
|
|
group.long 0x5BC++0x03
|
|
line.long 0x00 "VAD111,Interrupt Address Store Register 0"
|
|
group.long 0x5C0++0x03
|
|
line.long 0x00 "VAD112,Interrupt Address Store Register 0"
|
|
group.long 0x5C4++0x03
|
|
line.long 0x00 "VAD113,Interrupt Address Store Register 0"
|
|
group.long 0x5C8++0x03
|
|
line.long 0x00 "VAD114,Interrupt Address Store Register 0"
|
|
group.long 0x5CC++0x03
|
|
line.long 0x00 "VAD115,Interrupt Address Store Register 0"
|
|
group.long 0x5D0++0x03
|
|
line.long 0x00 "VAD116,Interrupt Address Store Register 0"
|
|
group.long 0x5D4++0x03
|
|
line.long 0x00 "VAD117,Interrupt Address Store Register 0"
|
|
group.long 0x5D8++0x03
|
|
line.long 0x00 "VAD118,Interrupt Address Store Register 0"
|
|
group.long 0x5DC++0x03
|
|
line.long 0x00 "VAD119,Interrupt Address Store Register 0"
|
|
group.long 0x5E0++0x03
|
|
line.long 0x00 "VAD120,Interrupt Address Store Register 0"
|
|
group.long 0x5E4++0x03
|
|
line.long 0x00 "VAD121,Interrupt Address Store Register 0"
|
|
group.long 0x5E8++0x03
|
|
line.long 0x00 "VAD122,Interrupt Address Store Register 0"
|
|
group.long 0x5EC++0x03
|
|
line.long 0x00 "VAD123,Interrupt Address Store Register 0"
|
|
group.long 0x5F0++0x03
|
|
line.long 0x00 "VAD124,Interrupt Address Store Register 0"
|
|
group.long 0x5F4++0x03
|
|
line.long 0x00 "VAD125,Interrupt Address Store Register 0"
|
|
group.long 0x5F8++0x03
|
|
line.long 0x00 "VAD126,Interrupt Address Store Register 0"
|
|
group.long 0x5FC++0x03
|
|
line.long 0x00 "VAD127,Interrupt Address Store Register 0"
|
|
group.long 0x600++0x03
|
|
line.long 0x00 "VAD128,Interrupt Address Store Register 0"
|
|
group.long 0x604++0x03
|
|
line.long 0x00 "VAD129,Interrupt Address Store Register 0"
|
|
group.long 0x608++0x03
|
|
line.long 0x00 "VAD130,Interrupt Address Store Register 0"
|
|
group.long 0x60C++0x03
|
|
line.long 0x00 "VAD131,Interrupt Address Store Register 0"
|
|
group.long 0x610++0x03
|
|
line.long 0x00 "VAD132,Interrupt Address Store Register 0"
|
|
group.long 0x614++0x03
|
|
line.long 0x00 "VAD133,Interrupt Address Store Register 0"
|
|
group.long 0x618++0x03
|
|
line.long 0x00 "VAD134,Interrupt Address Store Register 0"
|
|
group.long 0x61C++0x03
|
|
line.long 0x00 "VAD135,Interrupt Address Store Register 0"
|
|
group.long 0x620++0x03
|
|
line.long 0x00 "VAD136,Interrupt Address Store Register 0"
|
|
group.long 0x624++0x03
|
|
line.long 0x00 "VAD137,Interrupt Address Store Register 0"
|
|
group.long 0x628++0x03
|
|
line.long 0x00 "VAD138,Interrupt Address Store Register 0"
|
|
group.long 0x62C++0x03
|
|
line.long 0x00 "VAD139,Interrupt Address Store Register 0"
|
|
group.long 0x630++0x03
|
|
line.long 0x00 "VAD140,Interrupt Address Store Register 0"
|
|
group.long 0x634++0x03
|
|
line.long 0x00 "VAD141,Interrupt Address Store Register 0"
|
|
group.long 0x638++0x03
|
|
line.long 0x00 "VAD142,Interrupt Address Store Register 0"
|
|
group.long 0x63C++0x03
|
|
line.long 0x00 "VAD143,Interrupt Address Store Register 0"
|
|
group.long 0x640++0x03
|
|
line.long 0x00 "VAD144,Interrupt Address Store Register 0"
|
|
group.long 0x644++0x03
|
|
line.long 0x00 "VAD145,Interrupt Address Store Register 0"
|
|
group.long 0x648++0x03
|
|
line.long 0x00 "VAD146,Interrupt Address Store Register 0"
|
|
group.long 0x64C++0x03
|
|
line.long 0x00 "VAD147,Interrupt Address Store Register 0"
|
|
group.long 0x650++0x03
|
|
line.long 0x00 "VAD148,Interrupt Address Store Register 0"
|
|
group.long 0x654++0x03
|
|
line.long 0x00 "VAD149,Interrupt Address Store Register 0"
|
|
group.long 0x658++0x03
|
|
line.long 0x00 "VAD150,Interrupt Address Store Register 0"
|
|
group.long 0x65C++0x03
|
|
line.long 0x00 "VAD151,Interrupt Address Store Register 0"
|
|
group.long 0x660++0x03
|
|
line.long 0x00 "VAD152,Interrupt Address Store Register 0"
|
|
group.long 0x664++0x03
|
|
line.long 0x00 "VAD153,Interrupt Address Store Register 0"
|
|
group.long 0x668++0x03
|
|
line.long 0x00 "VAD154,Interrupt Address Store Register 0"
|
|
group.long 0x66C++0x03
|
|
line.long 0x00 "VAD155,Interrupt Address Store Register 0"
|
|
group.long 0x670++0x03
|
|
line.long 0x00 "VAD156,Interrupt Address Store Register 0"
|
|
group.long 0x674++0x03
|
|
line.long 0x00 "VAD157,Interrupt Address Store Register 0"
|
|
group.long 0x678++0x03
|
|
line.long 0x00 "VAD158,Interrupt Address Store Register 0"
|
|
group.long 0x67C++0x03
|
|
line.long 0x00 "VAD159,Interrupt Address Store Register 0"
|
|
group.long 0x680++0x03
|
|
line.long 0x00 "VAD160,Interrupt Address Store Register 0"
|
|
group.long 0x684++0x03
|
|
line.long 0x00 "VAD161,Interrupt Address Store Register 0"
|
|
group.long 0x688++0x03
|
|
line.long 0x00 "VAD162,Interrupt Address Store Register 0"
|
|
group.long 0x68C++0x03
|
|
line.long 0x00 "VAD163,Interrupt Address Store Register 0"
|
|
group.long 0x690++0x03
|
|
line.long 0x00 "VAD164,Interrupt Address Store Register 0"
|
|
group.long 0x694++0x03
|
|
line.long 0x00 "VAD165,Interrupt Address Store Register 0"
|
|
group.long 0x698++0x03
|
|
line.long 0x00 "VAD166,Interrupt Address Store Register 0"
|
|
group.long 0x69C++0x03
|
|
line.long 0x00 "VAD167,Interrupt Address Store Register 0"
|
|
group.long 0x6A0++0x03
|
|
line.long 0x00 "VAD168,Interrupt Address Store Register 0"
|
|
group.long 0x6A4++0x03
|
|
line.long 0x00 "VAD169,Interrupt Address Store Register 0"
|
|
group.long 0x6A8++0x03
|
|
line.long 0x00 "VAD170,Interrupt Address Store Register 0"
|
|
group.long 0x6AC++0x03
|
|
line.long 0x00 "VAD171,Interrupt Address Store Register 0"
|
|
group.long 0x6B0++0x03
|
|
line.long 0x00 "VAD172,Interrupt Address Store Register 0"
|
|
group.long 0x6B4++0x03
|
|
line.long 0x00 "VAD173,Interrupt Address Store Register 0"
|
|
group.long 0x6B8++0x03
|
|
line.long 0x00 "VAD174,Interrupt Address Store Register 0"
|
|
group.long 0x6BC++0x03
|
|
line.long 0x00 "VAD175,Interrupt Address Store Register 0"
|
|
group.long 0x6C0++0x03
|
|
line.long 0x00 "VAD176,Interrupt Address Store Register 0"
|
|
group.long 0x6C4++0x03
|
|
line.long 0x00 "VAD177,Interrupt Address Store Register 0"
|
|
group.long 0x6C8++0x03
|
|
line.long 0x00 "VAD178,Interrupt Address Store Register 0"
|
|
group.long 0x6CC++0x03
|
|
line.long 0x00 "VAD179,Interrupt Address Store Register 0"
|
|
group.long 0x6D0++0x03
|
|
line.long 0x00 "VAD180,Interrupt Address Store Register 0"
|
|
group.long 0x6D4++0x03
|
|
line.long 0x00 "VAD181,Interrupt Address Store Register 0"
|
|
group.long 0x6D8++0x03
|
|
line.long 0x00 "VAD182,Interrupt Address Store Register 0"
|
|
group.long 0x6DC++0x03
|
|
line.long 0x00 "VAD183,Interrupt Address Store Register 0"
|
|
group.long 0x6E0++0x03
|
|
line.long 0x00 "VAD184,Interrupt Address Store Register 0"
|
|
group.long 0x6E4++0x03
|
|
line.long 0x00 "VAD185,Interrupt Address Store Register 0"
|
|
group.long 0x6E8++0x03
|
|
line.long 0x00 "VAD186,Interrupt Address Store Register 0"
|
|
group.long 0x6EC++0x03
|
|
line.long 0x00 "VAD187,Interrupt Address Store Register 0"
|
|
group.long 0x6F0++0x03
|
|
line.long 0x00 "VAD188,Interrupt Address Store Register 0"
|
|
group.long 0x6F4++0x03
|
|
line.long 0x00 "VAD189,Interrupt Address Store Register 0"
|
|
group.long 0x6F8++0x03
|
|
line.long 0x00 "VAD190,Interrupt Address Store Register 0"
|
|
group.long 0x6FC++0x03
|
|
line.long 0x00 "VAD191,Interrupt Address Store Register 0"
|
|
group.long 0x700++0x03
|
|
line.long 0x00 "VAD192,Interrupt Address Store Register 0"
|
|
group.long 0x704++0x03
|
|
line.long 0x00 "VAD193,Interrupt Address Store Register 0"
|
|
group.long 0x708++0x03
|
|
line.long 0x00 "VAD194,Interrupt Address Store Register 0"
|
|
group.long 0x70C++0x03
|
|
line.long 0x00 "VAD195,Interrupt Address Store Register 0"
|
|
group.long 0x710++0x03
|
|
line.long 0x00 "VAD196,Interrupt Address Store Register 0"
|
|
group.long 0x714++0x03
|
|
line.long 0x00 "VAD197,Interrupt Address Store Register 0"
|
|
group.long 0x718++0x03
|
|
line.long 0x00 "VAD198,Interrupt Address Store Register 0"
|
|
group.long 0x71C++0x03
|
|
line.long 0x00 "VAD199,Interrupt Address Store Register 0"
|
|
group.long 0x720++0x03
|
|
line.long 0x00 "VAD200,Interrupt Address Store Register 0"
|
|
group.long 0x724++0x03
|
|
line.long 0x00 "VAD201,Interrupt Address Store Register 0"
|
|
group.long 0x728++0x03
|
|
line.long 0x00 "VAD202,Interrupt Address Store Register 0"
|
|
group.long 0x72C++0x03
|
|
line.long 0x00 "VAD203,Interrupt Address Store Register 0"
|
|
group.long 0x730++0x03
|
|
line.long 0x00 "VAD204,Interrupt Address Store Register 0"
|
|
group.long 0x734++0x03
|
|
line.long 0x00 "VAD205,Interrupt Address Store Register 0"
|
|
group.long 0x738++0x03
|
|
line.long 0x00 "VAD206,Interrupt Address Store Register 0"
|
|
group.long 0x73C++0x03
|
|
line.long 0x00 "VAD207,Interrupt Address Store Register 0"
|
|
group.long 0x740++0x03
|
|
line.long 0x00 "VAD208,Interrupt Address Store Register 0"
|
|
group.long 0x744++0x03
|
|
line.long 0x00 "VAD209,Interrupt Address Store Register 0"
|
|
group.long 0x748++0x03
|
|
line.long 0x00 "VAD210,Interrupt Address Store Register 0"
|
|
group.long 0x74C++0x03
|
|
line.long 0x00 "VAD211,Interrupt Address Store Register 0"
|
|
group.long 0x750++0x03
|
|
line.long 0x00 "VAD212,Interrupt Address Store Register 0"
|
|
group.long 0x754++0x03
|
|
line.long 0x00 "VAD213,Interrupt Address Store Register 0"
|
|
group.long 0x758++0x03
|
|
line.long 0x00 "VAD214,Interrupt Address Store Register 0"
|
|
group.long 0x75C++0x03
|
|
line.long 0x00 "VAD215,Interrupt Address Store Register 0"
|
|
group.long 0x760++0x03
|
|
line.long 0x00 "VAD216,Interrupt Address Store Register 0"
|
|
group.long 0x764++0x03
|
|
line.long 0x00 "VAD217,Interrupt Address Store Register 0"
|
|
group.long 0x768++0x03
|
|
line.long 0x00 "VAD218,Interrupt Address Store Register 0"
|
|
group.long 0x76C++0x03
|
|
line.long 0x00 "VAD219,Interrupt Address Store Register 0"
|
|
group.long 0x770++0x03
|
|
line.long 0x00 "VAD220,Interrupt Address Store Register 0"
|
|
group.long 0x774++0x03
|
|
line.long 0x00 "VAD221,Interrupt Address Store Register 0"
|
|
group.long 0x778++0x03
|
|
line.long 0x00 "VAD222,Interrupt Address Store Register 0"
|
|
group.long 0x77C++0x03
|
|
line.long 0x00 "VAD223,Interrupt Address Store Register 0"
|
|
group.long 0x780++0x03
|
|
line.long 0x00 "VAD224,Interrupt Address Store Register 0"
|
|
group.long 0x784++0x03
|
|
line.long 0x00 "VAD225,Interrupt Address Store Register 0"
|
|
group.long 0x788++0x03
|
|
line.long 0x00 "VAD226,Interrupt Address Store Register 0"
|
|
group.long 0x78C++0x03
|
|
line.long 0x00 "VAD227,Interrupt Address Store Register 0"
|
|
group.long 0x790++0x03
|
|
line.long 0x00 "VAD228,Interrupt Address Store Register 0"
|
|
group.long 0x794++0x03
|
|
line.long 0x00 "VAD229,Interrupt Address Store Register 0"
|
|
group.long 0x798++0x03
|
|
line.long 0x00 "VAD230,Interrupt Address Store Register 0"
|
|
group.long 0x79C++0x03
|
|
line.long 0x00 "VAD231,Interrupt Address Store Register 0"
|
|
group.long 0x7A0++0x03
|
|
line.long 0x00 "VAD232,Interrupt Address Store Register 0"
|
|
group.long 0x7A4++0x03
|
|
line.long 0x00 "VAD233,Interrupt Address Store Register 0"
|
|
group.long 0x7A8++0x03
|
|
line.long 0x00 "VAD234,Interrupt Address Store Register 0"
|
|
group.long 0x7AC++0x03
|
|
line.long 0x00 "VAD235,Interrupt Address Store Register 0"
|
|
group.long 0x7B0++0x03
|
|
line.long 0x00 "VAD236,Interrupt Address Store Register 0"
|
|
group.long 0x7B4++0x03
|
|
line.long 0x00 "VAD237,Interrupt Address Store Register 0"
|
|
group.long 0x7B8++0x03
|
|
line.long 0x00 "VAD238,Interrupt Address Store Register 0"
|
|
group.long 0x7BC++0x03
|
|
line.long 0x00 "VAD239,Interrupt Address Store Register 0"
|
|
group.long 0x7C0++0x03
|
|
line.long 0x00 "VAD240,Interrupt Address Store Register 0"
|
|
group.long 0x7C4++0x03
|
|
line.long 0x00 "VAD241,Interrupt Address Store Register 0"
|
|
group.long 0x7C8++0x03
|
|
line.long 0x00 "VAD242,Interrupt Address Store Register 0"
|
|
group.long 0x7CC++0x03
|
|
line.long 0x00 "VAD243,Interrupt Address Store Register 0"
|
|
group.long 0x7D0++0x03
|
|
line.long 0x00 "VAD244,Interrupt Address Store Register 0"
|
|
group.long 0x7D4++0x03
|
|
line.long 0x00 "VAD245,Interrupt Address Store Register 0"
|
|
group.long 0x7D8++0x03
|
|
line.long 0x00 "VAD246,Interrupt Address Store Register 0"
|
|
group.long 0x7DC++0x03
|
|
line.long 0x00 "VAD247,Interrupt Address Store Register 0"
|
|
group.long 0x7E0++0x03
|
|
line.long 0x00 "VAD248,Interrupt Address Store Register 0"
|
|
group.long 0x7E4++0x03
|
|
line.long 0x00 "VAD249,Interrupt Address Store Register 0"
|
|
group.long 0x7E8++0x03
|
|
line.long 0x00 "VAD250,Interrupt Address Store Register 0"
|
|
group.long 0x7EC++0x03
|
|
line.long 0x00 "VAD251,Interrupt Address Store Register 0"
|
|
group.long 0x7F0++0x03
|
|
line.long 0x00 "VAD252,Interrupt Address Store Register 0"
|
|
group.long 0x7F4++0x03
|
|
line.long 0x00 "VAD253,Interrupt Address Store Register 0"
|
|
group.long 0x7F8++0x03
|
|
line.long 0x00 "VAD254,Interrupt Address Store Register 0"
|
|
group.long 0x7FC++0x03
|
|
line.long 0x00 "VAD255,Interrupt Address Store Register 0"
|
|
group.long 0x1400++0x03
|
|
line.long 0x00 "VAD256,Interrupt Address Store Register 1"
|
|
group.long 0x1404++0x03
|
|
line.long 0x00 "VAD257,Interrupt Address Store Register 1"
|
|
group.long 0x1408++0x03
|
|
line.long 0x00 "VAD258,Interrupt Address Store Register 1"
|
|
group.long 0x140C++0x03
|
|
line.long 0x00 "VAD259,Interrupt Address Store Register 1"
|
|
group.long 0x1410++0x03
|
|
line.long 0x00 "VAD260,Interrupt Address Store Register 1"
|
|
group.long 0x1414++0x03
|
|
line.long 0x00 "VAD261,Interrupt Address Store Register 1"
|
|
group.long 0x1418++0x03
|
|
line.long 0x00 "VAD262,Interrupt Address Store Register 1"
|
|
group.long 0x141C++0x03
|
|
line.long 0x00 "VAD263,Interrupt Address Store Register 1"
|
|
group.long 0x1420++0x03
|
|
line.long 0x00 "VAD264,Interrupt Address Store Register 1"
|
|
group.long 0x1424++0x03
|
|
line.long 0x00 "VAD265,Interrupt Address Store Register 1"
|
|
group.long 0x1428++0x03
|
|
line.long 0x00 "VAD266,Interrupt Address Store Register 1"
|
|
group.long 0x142C++0x03
|
|
line.long 0x00 "VAD267,Interrupt Address Store Register 1"
|
|
group.long 0x1430++0x03
|
|
line.long 0x00 "VAD268,Interrupt Address Store Register 1"
|
|
group.long 0x1434++0x03
|
|
line.long 0x00 "VAD269,Interrupt Address Store Register 1"
|
|
group.long 0x1438++0x03
|
|
line.long 0x00 "VAD270,Interrupt Address Store Register 1"
|
|
group.long 0x143C++0x03
|
|
line.long 0x00 "VAD271,Interrupt Address Store Register 1"
|
|
group.long 0x1440++0x03
|
|
line.long 0x00 "VAD272,Interrupt Address Store Register 1"
|
|
group.long 0x1444++0x03
|
|
line.long 0x00 "VAD273,Interrupt Address Store Register 1"
|
|
group.long 0x1448++0x03
|
|
line.long 0x00 "VAD274,Interrupt Address Store Register 1"
|
|
group.long 0x144C++0x03
|
|
line.long 0x00 "VAD275,Interrupt Address Store Register 1"
|
|
group.long 0x1450++0x03
|
|
line.long 0x00 "VAD276,Interrupt Address Store Register 1"
|
|
group.long 0x1454++0x03
|
|
line.long 0x00 "VAD277,Interrupt Address Store Register 1"
|
|
group.long 0x1458++0x03
|
|
line.long 0x00 "VAD278,Interrupt Address Store Register 1"
|
|
group.long 0x145C++0x03
|
|
line.long 0x00 "VAD279,Interrupt Address Store Register 1"
|
|
group.long 0x1460++0x03
|
|
line.long 0x00 "VAD280,Interrupt Address Store Register 1"
|
|
group.long 0x1464++0x03
|
|
line.long 0x00 "VAD281,Interrupt Address Store Register 1"
|
|
group.long 0x1468++0x03
|
|
line.long 0x00 "VAD282,Interrupt Address Store Register 1"
|
|
group.long 0x146C++0x03
|
|
line.long 0x00 "VAD283,Interrupt Address Store Register 1"
|
|
group.long 0x1470++0x03
|
|
line.long 0x00 "VAD284,Interrupt Address Store Register 1"
|
|
group.long 0x1474++0x03
|
|
line.long 0x00 "VAD285,Interrupt Address Store Register 1"
|
|
group.long 0x1478++0x03
|
|
line.long 0x00 "VAD286,Interrupt Address Store Register 1"
|
|
group.long 0x147C++0x03
|
|
line.long 0x00 "VAD287,Interrupt Address Store Register 1"
|
|
group.long 0x1480++0x03
|
|
line.long 0x00 "VAD288,Interrupt Address Store Register 1"
|
|
group.long 0x1484++0x03
|
|
line.long 0x00 "VAD289,Interrupt Address Store Register 1"
|
|
group.long 0x1488++0x03
|
|
line.long 0x00 "VAD290,Interrupt Address Store Register 1"
|
|
group.long 0x148C++0x03
|
|
line.long 0x00 "VAD291,Interrupt Address Store Register 1"
|
|
group.long 0x1490++0x03
|
|
line.long 0x00 "VAD292,Interrupt Address Store Register 1"
|
|
group.long 0x1494++0x03
|
|
line.long 0x00 "VAD293,Interrupt Address Store Register 1"
|
|
group.long 0x1498++0x03
|
|
line.long 0x00 "VAD294,Interrupt Address Store Register 1"
|
|
group.long 0x149C++0x03
|
|
line.long 0x00 "VAD295,Interrupt Address Store Register 1"
|
|
group.long 0x14A0++0x03
|
|
line.long 0x00 "VAD296,Interrupt Address Store Register 1"
|
|
group.long 0x14A4++0x03
|
|
line.long 0x00 "VAD297,Interrupt Address Store Register 1"
|
|
group.long 0x14A8++0x03
|
|
line.long 0x00 "VAD298,Interrupt Address Store Register 1"
|
|
group.long 0x14AC++0x03
|
|
line.long 0x00 "VAD299,Interrupt Address Store Register 1"
|
|
group.long 0x14B0++0x03
|
|
line.long 0x00 "VAD300,Interrupt Address Store Register 1"
|
|
tree.end
|
|
tree "PRL[300:0]"
|
|
group.long 0x804++0x03
|
|
line.long 0x00 "PRL1,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x808++0x03
|
|
line.long 0x00 "PRL2,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x80C++0x03
|
|
line.long 0x00 "PRL3,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x810++0x03
|
|
line.long 0x00 "PRL4,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x814++0x03
|
|
line.long 0x00 "PRL5,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x818++0x03
|
|
line.long 0x00 "PRL6,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x81C++0x03
|
|
line.long 0x00 "PRL7,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x820++0x03
|
|
line.long 0x00 "PRL8,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x824++0x03
|
|
line.long 0x00 "PRL9,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x828++0x03
|
|
line.long 0x00 "PRL10,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x82C++0x03
|
|
line.long 0x00 "PRL11,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x830++0x03
|
|
line.long 0x00 "PRL12,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x834++0x03
|
|
line.long 0x00 "PRL13,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x838++0x03
|
|
line.long 0x00 "PRL14,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x83C++0x03
|
|
line.long 0x00 "PRL15,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x840++0x03
|
|
line.long 0x00 "PRL16,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x844++0x03
|
|
line.long 0x00 "PRL17,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x848++0x03
|
|
line.long 0x00 "PRL18,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x84C++0x03
|
|
line.long 0x00 "PRL19,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x850++0x03
|
|
line.long 0x00 "PRL20,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x854++0x03
|
|
line.long 0x00 "PRL21,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x858++0x03
|
|
line.long 0x00 "PRL22,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x85C++0x03
|
|
line.long 0x00 "PRL23,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x860++0x03
|
|
line.long 0x00 "PRL24,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x864++0x03
|
|
line.long 0x00 "PRL25,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x868++0x03
|
|
line.long 0x00 "PRL26,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x86C++0x03
|
|
line.long 0x00 "PRL27,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x870++0x03
|
|
line.long 0x00 "PRL28,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x874++0x03
|
|
line.long 0x00 "PRL29,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x878++0x03
|
|
line.long 0x00 "PRL30,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x87C++0x03
|
|
line.long 0x00 "PRL31,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x880++0x03
|
|
line.long 0x00 "PRL32,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x884++0x03
|
|
line.long 0x00 "PRL33,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x888++0x03
|
|
line.long 0x00 "PRL34,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x88C++0x03
|
|
line.long 0x00 "PRL35,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x890++0x03
|
|
line.long 0x00 "PRL36,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x894++0x03
|
|
line.long 0x00 "PRL37,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x898++0x03
|
|
line.long 0x00 "PRL38,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x89C++0x03
|
|
line.long 0x00 "PRL39,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8A0++0x03
|
|
line.long 0x00 "PRL40,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8A4++0x03
|
|
line.long 0x00 "PRL41,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8A8++0x03
|
|
line.long 0x00 "PRL42,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8AC++0x03
|
|
line.long 0x00 "PRL43,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8B0++0x03
|
|
line.long 0x00 "PRL44,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8B4++0x03
|
|
line.long 0x00 "PRL45,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8B8++0x03
|
|
line.long 0x00 "PRL46,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8BC++0x03
|
|
line.long 0x00 "PRL47,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8C0++0x03
|
|
line.long 0x00 "PRL48,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8C4++0x03
|
|
line.long 0x00 "PRL49,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8C8++0x03
|
|
line.long 0x00 "PRL50,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8CC++0x03
|
|
line.long 0x00 "PRL51,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8D0++0x03
|
|
line.long 0x00 "PRL52,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8D4++0x03
|
|
line.long 0x00 "PRL53,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8D8++0x03
|
|
line.long 0x00 "PRL54,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8DC++0x03
|
|
line.long 0x00 "PRL55,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8E0++0x03
|
|
line.long 0x00 "PRL56,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8E4++0x03
|
|
line.long 0x00 "PRL57,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8E8++0x03
|
|
line.long 0x00 "PRL58,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8EC++0x03
|
|
line.long 0x00 "PRL59,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8F0++0x03
|
|
line.long 0x00 "PRL60,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8F4++0x03
|
|
line.long 0x00 "PRL61,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8F8++0x03
|
|
line.long 0x00 "PRL62,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x8FC++0x03
|
|
line.long 0x00 "PRL63,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x900++0x03
|
|
line.long 0x00 "PRL64,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x904++0x03
|
|
line.long 0x00 "PRL65,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x908++0x03
|
|
line.long 0x00 "PRL66,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x90C++0x03
|
|
line.long 0x00 "PRL67,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x910++0x03
|
|
line.long 0x00 "PRL68,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x914++0x03
|
|
line.long 0x00 "PRL69,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x918++0x03
|
|
line.long 0x00 "PRL70,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x91C++0x03
|
|
line.long 0x00 "PRL71,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x920++0x03
|
|
line.long 0x00 "PRL72,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x924++0x03
|
|
line.long 0x00 "PRL73,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x928++0x03
|
|
line.long 0x00 "PRL74,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x92C++0x03
|
|
line.long 0x00 "PRL75,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x930++0x03
|
|
line.long 0x00 "PRL76,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x934++0x03
|
|
line.long 0x00 "PRL77,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x938++0x03
|
|
line.long 0x00 "PRL78,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x93C++0x03
|
|
line.long 0x00 "PRL79,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x940++0x03
|
|
line.long 0x00 "PRL80,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x944++0x03
|
|
line.long 0x00 "PRL81,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x948++0x03
|
|
line.long 0x00 "PRL82,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x94C++0x03
|
|
line.long 0x00 "PRL83,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x950++0x03
|
|
line.long 0x00 "PRL84,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x954++0x03
|
|
line.long 0x00 "PRL85,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x958++0x03
|
|
line.long 0x00 "PRL86,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x95C++0x03
|
|
line.long 0x00 "PRL87,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x960++0x03
|
|
line.long 0x00 "PRL88,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x964++0x03
|
|
line.long 0x00 "PRL89,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x968++0x03
|
|
line.long 0x00 "PRL90,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x96C++0x03
|
|
line.long 0x00 "PRL91,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x970++0x03
|
|
line.long 0x00 "PRL92,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x974++0x03
|
|
line.long 0x00 "PRL93,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x978++0x03
|
|
line.long 0x00 "PRL94,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x97C++0x03
|
|
line.long 0x00 "PRL95,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x980++0x03
|
|
line.long 0x00 "PRL96,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x984++0x03
|
|
line.long 0x00 "PRL97,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x988++0x03
|
|
line.long 0x00 "PRL98,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x98C++0x03
|
|
line.long 0x00 "PRL99,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x990++0x03
|
|
line.long 0x00 "PRL100,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x994++0x03
|
|
line.long 0x00 "PRL101,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x998++0x03
|
|
line.long 0x00 "PRL102,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x99C++0x03
|
|
line.long 0x00 "PRL103,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9A0++0x03
|
|
line.long 0x00 "PRL104,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9A4++0x03
|
|
line.long 0x00 "PRL105,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9A8++0x03
|
|
line.long 0x00 "PRL106,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9AC++0x03
|
|
line.long 0x00 "PRL107,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9B0++0x03
|
|
line.long 0x00 "PRL108,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9B4++0x03
|
|
line.long 0x00 "PRL109,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9B8++0x03
|
|
line.long 0x00 "PRL110,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9BC++0x03
|
|
line.long 0x00 "PRL111,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9C0++0x03
|
|
line.long 0x00 "PRL112,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9C4++0x03
|
|
line.long 0x00 "PRL113,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9C8++0x03
|
|
line.long 0x00 "PRL114,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9CC++0x03
|
|
line.long 0x00 "PRL115,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9D0++0x03
|
|
line.long 0x00 "PRL116,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9D4++0x03
|
|
line.long 0x00 "PRL117,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9D8++0x03
|
|
line.long 0x00 "PRL118,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9DC++0x03
|
|
line.long 0x00 "PRL119,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9E0++0x03
|
|
line.long 0x00 "PRL120,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9E4++0x03
|
|
line.long 0x00 "PRL121,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9E8++0x03
|
|
line.long 0x00 "PRL122,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9EC++0x03
|
|
line.long 0x00 "PRL123,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9F0++0x03
|
|
line.long 0x00 "PRL124,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9F4++0x03
|
|
line.long 0x00 "PRL125,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9F8++0x03
|
|
line.long 0x00 "PRL126,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x9FC++0x03
|
|
line.long 0x00 "PRL127,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA00++0x03
|
|
line.long 0x00 "PRL128,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA04++0x03
|
|
line.long 0x00 "PRL129,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA08++0x03
|
|
line.long 0x00 "PRL130,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA0C++0x03
|
|
line.long 0x00 "PRL131,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA10++0x03
|
|
line.long 0x00 "PRL132,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA14++0x03
|
|
line.long 0x00 "PRL133,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA18++0x03
|
|
line.long 0x00 "PRL134,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA1C++0x03
|
|
line.long 0x00 "PRL135,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA20++0x03
|
|
line.long 0x00 "PRL136,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA24++0x03
|
|
line.long 0x00 "PRL137,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA28++0x03
|
|
line.long 0x00 "PRL138,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA2C++0x03
|
|
line.long 0x00 "PRL139,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA30++0x03
|
|
line.long 0x00 "PRL140,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA34++0x03
|
|
line.long 0x00 "PRL141,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA38++0x03
|
|
line.long 0x00 "PRL142,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA3C++0x03
|
|
line.long 0x00 "PRL143,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA40++0x03
|
|
line.long 0x00 "PRL144,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA44++0x03
|
|
line.long 0x00 "PRL145,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA48++0x03
|
|
line.long 0x00 "PRL146,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA4C++0x03
|
|
line.long 0x00 "PRL147,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA50++0x03
|
|
line.long 0x00 "PRL148,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA54++0x03
|
|
line.long 0x00 "PRL149,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA58++0x03
|
|
line.long 0x00 "PRL150,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA5C++0x03
|
|
line.long 0x00 "PRL151,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA60++0x03
|
|
line.long 0x00 "PRL152,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA64++0x03
|
|
line.long 0x00 "PRL153,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA68++0x03
|
|
line.long 0x00 "PRL154,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA6C++0x03
|
|
line.long 0x00 "PRL155,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA70++0x03
|
|
line.long 0x00 "PRL156,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA74++0x03
|
|
line.long 0x00 "PRL157,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA78++0x03
|
|
line.long 0x00 "PRL158,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA7C++0x03
|
|
line.long 0x00 "PRL159,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA80++0x03
|
|
line.long 0x00 "PRL160,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA84++0x03
|
|
line.long 0x00 "PRL161,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA88++0x03
|
|
line.long 0x00 "PRL162,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA8C++0x03
|
|
line.long 0x00 "PRL163,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA90++0x03
|
|
line.long 0x00 "PRL164,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA94++0x03
|
|
line.long 0x00 "PRL165,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA98++0x03
|
|
line.long 0x00 "PRL166,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xA9C++0x03
|
|
line.long 0x00 "PRL167,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAA0++0x03
|
|
line.long 0x00 "PRL168,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAA4++0x03
|
|
line.long 0x00 "PRL169,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAA8++0x03
|
|
line.long 0x00 "PRL170,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAAC++0x03
|
|
line.long 0x00 "PRL171,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAB0++0x03
|
|
line.long 0x00 "PRL172,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAB4++0x03
|
|
line.long 0x00 "PRL173,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAB8++0x03
|
|
line.long 0x00 "PRL174,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xABC++0x03
|
|
line.long 0x00 "PRL175,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAC0++0x03
|
|
line.long 0x00 "PRL176,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAC4++0x03
|
|
line.long 0x00 "PRL177,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAC8++0x03
|
|
line.long 0x00 "PRL178,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xACC++0x03
|
|
line.long 0x00 "PRL179,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAD0++0x03
|
|
line.long 0x00 "PRL180,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAD4++0x03
|
|
line.long 0x00 "PRL181,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAD8++0x03
|
|
line.long 0x00 "PRL182,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xADC++0x03
|
|
line.long 0x00 "PRL183,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAE0++0x03
|
|
line.long 0x00 "PRL184,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAE4++0x03
|
|
line.long 0x00 "PRL185,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAE8++0x03
|
|
line.long 0x00 "PRL186,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAEC++0x03
|
|
line.long 0x00 "PRL187,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAF0++0x03
|
|
line.long 0x00 "PRL188,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAF4++0x03
|
|
line.long 0x00 "PRL189,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAF8++0x03
|
|
line.long 0x00 "PRL190,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xAFC++0x03
|
|
line.long 0x00 "PRL191,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB00++0x03
|
|
line.long 0x00 "PRL192,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB04++0x03
|
|
line.long 0x00 "PRL193,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB08++0x03
|
|
line.long 0x00 "PRL194,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB0C++0x03
|
|
line.long 0x00 "PRL195,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB10++0x03
|
|
line.long 0x00 "PRL196,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB14++0x03
|
|
line.long 0x00 "PRL197,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB18++0x03
|
|
line.long 0x00 "PRL198,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB1C++0x03
|
|
line.long 0x00 "PRL199,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB20++0x03
|
|
line.long 0x00 "PRL200,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB24++0x03
|
|
line.long 0x00 "PRL201,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB28++0x03
|
|
line.long 0x00 "PRL202,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB2C++0x03
|
|
line.long 0x00 "PRL203,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB30++0x03
|
|
line.long 0x00 "PRL204,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB34++0x03
|
|
line.long 0x00 "PRL205,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB38++0x03
|
|
line.long 0x00 "PRL206,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB3C++0x03
|
|
line.long 0x00 "PRL207,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB40++0x03
|
|
line.long 0x00 "PRL208,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB44++0x03
|
|
line.long 0x00 "PRL209,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB48++0x03
|
|
line.long 0x00 "PRL210,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB4C++0x03
|
|
line.long 0x00 "PRL211,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB50++0x03
|
|
line.long 0x00 "PRL212,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB54++0x03
|
|
line.long 0x00 "PRL213,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB58++0x03
|
|
line.long 0x00 "PRL214,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB5C++0x03
|
|
line.long 0x00 "PRL215,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB60++0x03
|
|
line.long 0x00 "PRL216,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB64++0x03
|
|
line.long 0x00 "PRL217,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB68++0x03
|
|
line.long 0x00 "PRL218,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB6C++0x03
|
|
line.long 0x00 "PRL219,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB70++0x03
|
|
line.long 0x00 "PRL220,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB74++0x03
|
|
line.long 0x00 "PRL221,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB78++0x03
|
|
line.long 0x00 "PRL222,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB7C++0x03
|
|
line.long 0x00 "PRL223,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB80++0x03
|
|
line.long 0x00 "PRL224,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB84++0x03
|
|
line.long 0x00 "PRL225,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB88++0x03
|
|
line.long 0x00 "PRL226,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB8C++0x03
|
|
line.long 0x00 "PRL227,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB90++0x03
|
|
line.long 0x00 "PRL228,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB94++0x03
|
|
line.long 0x00 "PRL229,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB98++0x03
|
|
line.long 0x00 "PRL230,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xB9C++0x03
|
|
line.long 0x00 "PRL231,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBA0++0x03
|
|
line.long 0x00 "PRL232,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBA4++0x03
|
|
line.long 0x00 "PRL233,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBA8++0x03
|
|
line.long 0x00 "PRL234,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBAC++0x03
|
|
line.long 0x00 "PRL235,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBB0++0x03
|
|
line.long 0x00 "PRL236,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBB4++0x03
|
|
line.long 0x00 "PRL237,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBB8++0x03
|
|
line.long 0x00 "PRL238,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBBC++0x03
|
|
line.long 0x00 "PRL239,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBC0++0x03
|
|
line.long 0x00 "PRL240,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBC4++0x03
|
|
line.long 0x00 "PRL241,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBC8++0x03
|
|
line.long 0x00 "PRL242,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBCC++0x03
|
|
line.long 0x00 "PRL243,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBD0++0x03
|
|
line.long 0x00 "PRL244,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBD4++0x03
|
|
line.long 0x00 "PRL245,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBD8++0x03
|
|
line.long 0x00 "PRL246,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBDC++0x03
|
|
line.long 0x00 "PRL247,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBE0++0x03
|
|
line.long 0x00 "PRL248,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBE4++0x03
|
|
line.long 0x00 "PRL249,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBE8++0x03
|
|
line.long 0x00 "PRL250,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBEC++0x03
|
|
line.long 0x00 "PRL251,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBF0++0x03
|
|
line.long 0x00 "PRL252,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBF4++0x03
|
|
line.long 0x00 "PRL253,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBF8++0x03
|
|
line.long 0x00 "PRL254,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0xBFC++0x03
|
|
line.long 0x00 "PRL255,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0"
|
|
group.long 0x1800++0x03
|
|
line.long 0x00 "PRL256,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1804++0x03
|
|
line.long 0x00 "PRL257,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1808++0x03
|
|
line.long 0x00 "PRL258,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x180C++0x03
|
|
line.long 0x00 "PRL259,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1810++0x03
|
|
line.long 0x00 "PRL260,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1814++0x03
|
|
line.long 0x00 "PRL261,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1818++0x03
|
|
line.long 0x00 "PRL262,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x181C++0x03
|
|
line.long 0x00 "PRL263,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1820++0x03
|
|
line.long 0x00 "PRL264,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1824++0x03
|
|
line.long 0x00 "PRL265,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1828++0x03
|
|
line.long 0x00 "PRL266,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x182C++0x03
|
|
line.long 0x00 "PRL267,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1830++0x03
|
|
line.long 0x00 "PRL268,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1834++0x03
|
|
line.long 0x00 "PRL269,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1838++0x03
|
|
line.long 0x00 "PRL270,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x183C++0x03
|
|
line.long 0x00 "PRL271,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1840++0x03
|
|
line.long 0x00 "PRL272,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1844++0x03
|
|
line.long 0x00 "PRL273,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1848++0x03
|
|
line.long 0x00 "PRL274,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x184C++0x03
|
|
line.long 0x00 "PRL275,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1850++0x03
|
|
line.long 0x00 "PRL276,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1854++0x03
|
|
line.long 0x00 "PRL277,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1858++0x03
|
|
line.long 0x00 "PRL278,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x185C++0x03
|
|
line.long 0x00 "PRL279,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1860++0x03
|
|
line.long 0x00 "PRL280,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1864++0x03
|
|
line.long 0x00 "PRL281,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1868++0x03
|
|
line.long 0x00 "PRL282,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x186C++0x03
|
|
line.long 0x00 "PRL283,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1870++0x03
|
|
line.long 0x00 "PRL284,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1874++0x03
|
|
line.long 0x00 "PRL285,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1878++0x03
|
|
line.long 0x00 "PRL286,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x187C++0x03
|
|
line.long 0x00 "PRL287,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1880++0x03
|
|
line.long 0x00 "PRL288,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1884++0x03
|
|
line.long 0x00 "PRL289,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1888++0x03
|
|
line.long 0x00 "PRL290,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x188C++0x03
|
|
line.long 0x00 "PRL291,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1890++0x03
|
|
line.long 0x00 "PRL292,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1894++0x03
|
|
line.long 0x00 "PRL293,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x1898++0x03
|
|
line.long 0x00 "PRL294,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x189C++0x03
|
|
line.long 0x00 "PRL295,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x18A0++0x03
|
|
line.long 0x00 "PRL296,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x18A4++0x03
|
|
line.long 0x00 "PRL297,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x18A8++0x03
|
|
line.long 0x00 "PRL298,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x18AC++0x03
|
|
line.long 0x00 "PRL299,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
group.long 0x18B0++0x03
|
|
line.long 0x00 "PRL300,Interrupt Priority Level Store Register 0"
|
|
bitfld.long 0x00 0.--3. " PRL ,Interrupt priority level store" "31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16"
|
|
tree.end
|
|
group.long 0x01A0++0x07
|
|
line.long 0x00 "LVLC8,Interrupt Level Control Register 8"
|
|
bitfld.long 0x00 30.--31. " LVL[1431:1430] ,Interrupt effective level specification for vector 142" ",High,Low,?..."
|
|
bitfld.long 0x00 28.--29. " LVL[1421:1420] ,Interrupt effective level specification for vector 142" ",High,Low,?..."
|
|
bitfld.long 0x00 26.--27. " LVL[1411:1410] ,Interrupt effective level specification for vector 141" ",High,Low,?..."
|
|
bitfld.long 0x00 24.--25. " LVL[1401:1400] ,Interrupt effective level specification for vector 140" ",High,Low,?..."
|
|
newline
|
|
bitfld.long 0x00 22.--23. " LVL[1391:1390] ,Interrupt effective level specification for vector 139" ",High,Low,?..."
|
|
bitfld.long 0x00 20.--21. " LVL[1381:1380] ,Interrupt effective level specification for vector 138" ",High,Low,?..."
|
|
bitfld.long 0x00 18.--19. " LVL[1371:1370] ,Interrupt effective level specification for vector 137" ",High,Low,?..."
|
|
bitfld.long 0x00 16.--17. " LVL[1361:1360] ,Interrupt effective level specification for vector 136" ",High,Low,?..."
|
|
newline
|
|
bitfld.long 0x00 14.--15. " LVL[1351:1350] ,Interrupt effective level specification for vector 135" ",High,Low,?..."
|
|
bitfld.long 0x00 12.--13. " LVL[1341:1340] ,Interrupt effective level specification for vector 134" ",High,Low,?..."
|
|
bitfld.long 0x00 10.--11. " LVL[1331:1330] ,Interrupt effective level specification for vector 133" ",High,Low,?..."
|
|
bitfld.long 0x00 8.--9. " LVL[1321:1320] ,Interrupt effective level specification for vector 132" ",High,Low,?..."
|
|
newline
|
|
bitfld.long 0x00 6.--7. " LVL[1311:1310] ,Interrupt effective level specification for vector 131" ",High,Low,?..."
|
|
bitfld.long 0x00 4.--5. " LVL[1301:1300] ,Interrupt effective level specification for vector 130" ",High,Low,?..."
|
|
bitfld.long 0x00 2.--3. " LVL[1291:1290] ,Interrupt effective level specification for vector 129" ",High,Low,?..."
|
|
line.long 0x04 "LVLC8,Interrupt Level Control Register 9"
|
|
bitfld.long 0x04 0.--1. " LVL[1441:1400] ,Interrupt effective level specification for vector 144" ",High,Low,?..."
|
|
width 0x0B
|
|
tree.end
|
|
endif
|
|
tree.end
|
|
tree "BSC (Bus State Controller)"
|
|
base ad:0xA0002000
|
|
width 9.
|
|
sif !cpuis("R7S9100??-CM3")&&!cpuis("R7S9100??-CR4")&&!cpuis("R7S9100??")&&!cpuis("R7S91011?-C??")
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CMNCR,Common Control Register"
|
|
bitfld.long 0x00 28. " TL0 ,Transfer end level" "Low,High"
|
|
bitfld.long 0x00 24. " AL0 ,Specifies the DACK0 (acknowledge)signal output is high active or low active" "Low,High"
|
|
bitfld.long 0x00 9.--10. " DPRTY ,DMA burst transfer priority" "Refresh,Refresh,No refresh,?..."
|
|
newline
|
|
bitfld.long 0x00 1. " HIZMEM ,High-Z memory control" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " HIZCNT ,High-Z control" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x4++0x17
|
|
line.long 0x00 "CS0BCR,CS0 Space Bus Control Register"
|
|
bitfld.long 0x00 28.--30. " IWW ,Idle cycles between write-read cycles and write-write cycles" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 25.--27. " IWRWD ,Idle cycles for another space read-write" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 22.--24. " IWRWS ,Idle cycles for read-write in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
newline
|
|
bitfld.long 0x00 19.--21. " IWRRD ,Idle cycles for read-read in another space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 16.--18. " IWRRS ,Idle cycles for read-read in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 12.--14. " TYPE ,Specify the type of memory connected to a space" "Normal space,Burst ROM (Asynch),MPX-I/O,SRAM,SDRAM,,,Burst ROM (Synch)"
|
|
newline
|
|
bitfld.long 0x00 9.--10. " BSZ ,Data bus width specification" ",8-bit,16-bit,32-bit"
|
|
group.long 0x8++0x17
|
|
line.long 0x00 "CS1BCR,CS1 Space Bus Control Register"
|
|
bitfld.long 0x00 28.--30. " IWW ,Idle cycles between write-read cycles and write-write cycles" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 25.--27. " IWRWD ,Idle cycles for another space read-write" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 22.--24. " IWRWS ,Idle cycles for read-write in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
newline
|
|
bitfld.long 0x00 19.--21. " IWRRD ,Idle cycles for read-read in another space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 16.--18. " IWRRS ,Idle cycles for read-read in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 12.--14. " TYPE ,Specify the type of memory connected to a space" "Normal space,Burst ROM (Asynch),MPX-I/O,SRAM,SDRAM,,,Burst ROM (Synch)"
|
|
newline
|
|
bitfld.long 0x00 9.--10. " BSZ ,Data bus width specification" ",8-bit,16-bit,32-bit"
|
|
group.long 0xC++0x17
|
|
line.long 0x00 "CS2BCR,CS2 Space Bus Control Register"
|
|
bitfld.long 0x00 28.--30. " IWW ,Idle cycles between write-read cycles and write-write cycles" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 25.--27. " IWRWD ,Idle cycles for another space read-write" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 22.--24. " IWRWS ,Idle cycles for read-write in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
newline
|
|
bitfld.long 0x00 19.--21. " IWRRD ,Idle cycles for read-read in another space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 16.--18. " IWRRS ,Idle cycles for read-read in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 12.--14. " TYPE ,Specify the type of memory connected to a space" "Normal space,Burst ROM (Asynch),MPX-I/O,SRAM,SDRAM,,,Burst ROM (Synch)"
|
|
newline
|
|
bitfld.long 0x00 9.--10. " BSZ ,Data bus width specification" ",8-bit,16-bit,32-bit"
|
|
group.long 0x10++0x17
|
|
line.long 0x00 "CS3BCR,CS3 Space Bus Control Register"
|
|
bitfld.long 0x00 28.--30. " IWW ,Idle cycles between write-read cycles and write-write cycles" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 25.--27. " IWRWD ,Idle cycles for another space read-write" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 22.--24. " IWRWS ,Idle cycles for read-write in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
newline
|
|
bitfld.long 0x00 19.--21. " IWRRD ,Idle cycles for read-read in another space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 16.--18. " IWRRS ,Idle cycles for read-read in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 12.--14. " TYPE ,Specify the type of memory connected to a space" "Normal space,Burst ROM (Asynch),MPX-I/O,SRAM,SDRAM,,,Burst ROM (Synch)"
|
|
newline
|
|
bitfld.long 0x00 9.--10. " BSZ ,Data bus width specification" ",8-bit,16-bit,32-bit"
|
|
group.long 0x14++0x17
|
|
line.long 0x00 "CS4BCR,CS4 Space Bus Control Register"
|
|
bitfld.long 0x00 28.--30. " IWW ,Idle cycles between write-read cycles and write-write cycles" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 25.--27. " IWRWD ,Idle cycles for another space read-write" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 22.--24. " IWRWS ,Idle cycles for read-write in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
newline
|
|
bitfld.long 0x00 19.--21. " IWRRD ,Idle cycles for read-read in another space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 16.--18. " IWRRS ,Idle cycles for read-read in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 12.--14. " TYPE ,Specify the type of memory connected to a space" "Normal space,Burst ROM (Asynch),MPX-I/O,SRAM,SDRAM,,,Burst ROM (Synch)"
|
|
newline
|
|
bitfld.long 0x00 9.--10. " BSZ ,Data bus width specification" ",8-bit,16-bit,32-bit"
|
|
group.long 0x18++0x17
|
|
line.long 0x00 "CS5BCR,CS5 Space Bus Control Register"
|
|
bitfld.long 0x00 28.--30. " IWW ,Idle cycles between write-read cycles and write-write cycles" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 25.--27. " IWRWD ,Idle cycles for another space read-write" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 22.--24. " IWRWS ,Idle cycles for read-write in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
newline
|
|
bitfld.long 0x00 19.--21. " IWRRD ,Idle cycles for read-read in another space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 16.--18. " IWRRS ,Idle cycles for read-read in the same space" "No cycle,1 cycle,2 cycles,4 cycles,6 cycles,8 cycles,10 cycles,12 cycles"
|
|
bitfld.long 0x00 12.--14. " TYPE ,Specify the type of memory connected to a space" "Normal space,Burst ROM (Asynch),MPX-I/O,SRAM,SDRAM,,,Burst ROM (Synch)"
|
|
newline
|
|
bitfld.long 0x00 9.--10. " BSZ ,Data bus width specification" ",8-bit,16-bit,32-bit"
|
|
if (((per.l(ad:0xA0002000+0x04))&0x7000)==(0x0000||0x3000||0x2000))
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CS0WCR,CS0 Space Wait Control Register"
|
|
sif !cpuis("R7S910*")
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
newline
|
|
else
|
|
bitfld.long 0x00 21. " PULLDOWN_21 ,Pulldown 21" "0,1"
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
bitfld.long 0x00 17. " PULLDOWN_17 ,Pulldown 17" "0,1"
|
|
newline
|
|
bitfld.long 0x00 16. " PULLDOWN_16 ,Pulldown 16" "0,1"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS0 Assertion to RD, WEn Assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
bitfld.long 0x00 7.--10. " WR ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS0 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
elif (((per.l(ad:0xA0002000+0x04))&0x7000)==0x1000)
|
|
if (((per.l(ad:0xA0002000+0x04))&0x600)==0x200)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CS0WCR,CS0 Space Wait Control Register"
|
|
bitfld.long 0x00 20.--21. " BST ,Burst count specification" "16 burst x 1,4 burst x 4,?..."
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
elif (((per.l(ad:0xA0002000+0x04))&0x600)==0x400)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CS0WCR,CS0 Space Wait Control Register"
|
|
bitfld.long 0x00 20.--21. " BST ,Burst count specification" "8 burst x 1,2 burst x 4,4-4|2-4-2 burst,?..."
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
elif (((per.l(ad:0xA0002000+0x04))&0x600)==0x600)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CS0WCR,CS0 Space Wait Control Register"
|
|
bitfld.long 0x00 20.--21. " BST ,Burst count specification" "4 burst x 1,4 burst x 1,4 burst x 1,4 burst x 1"
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
else
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CS0WCR,CS0 Space Wait Control Register"
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
endif
|
|
elif (((per.l(ad:0xA0002000+0x04))&0x7000)==0x7000)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CS0WCR,CS0 Space Wait Control Register"
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
endif
|
|
if (((per.l(ad:0xA0002000+0x08))&0x7000)==(0x0000||0x3000||0x2000))
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CS1WCR,CS1 Space Wait Control Register"
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
bitfld.long 0x00 16.--18. " WW ,Number of write access wait cycles" "Same as WR,No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles"
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS0 Assertion to RD, WEn Assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
newline
|
|
bitfld.long 0x00 7.--10. " WR ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS1 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
endif
|
|
sif !cpuis("R7S910*")
|
|
if (((per.l(ad:0xA0002000+0x0C))&0x7000)==(0x0000||0x3000||0x2000))
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CS2WCR,CS2 Space Wait Control Register"
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
bitfld.long 0x00 7.--10. " WR ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
elif (((per.l(ad:0xA0002000+0x0C))&0x7000)==0x5000)
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CS2WCR,CS2 Space Wait Control Register"
|
|
bitfld.long 0x00 7.--8. " A2CL ,CAS latency for area 2" "1 cycle,2 cycles,3 cycles,4 cycles"
|
|
endif
|
|
else
|
|
if (((per.l(ad:0xA0002000+0x0C))&0x7000)==(0x0000||0x3000||0x2000))
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CS2WCR,CS2 Space Wait Control Register"
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
bitfld.long 0x00 7.--10. " WR ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
elif (((per.l(ad:0xA0002000+0x0C))&0x7000)==0x4000)
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CS2WCR,CS2 Space Wait Control Register"
|
|
bitfld.long 0x00 7.--8. " A2CL ,CAS latency for area 2" "1 cycle,2 cycles,3 cycles,4 cycles"
|
|
endif
|
|
endif
|
|
sif !cpuis("R7S910*")
|
|
if (((per.l(ad:0xA0002000+0x10))&0x7000)==(0x0000||0x3000||0x2000))
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "CS3WCR,CS2 Space Wait Control Register"
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
bitfld.long 0x00 7.--10. " WR ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
elif (((per.l(ad:0xA0002000+0x10))&0x7000)==0x5000)
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "CS3WCR,CS2 Space Wait Control Register"
|
|
bitfld.long 0x00 13.--14. " WTRP ,Number of auto-precharge completion wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 10.--11. " WTRCD ,Number of wait cycles between ACTV command and READ(A)/WRIT(A) command" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 7.--8. " A3CL ,CAS latency for area 3" "1 cycle,2 cycles,3 cycles,4 cycles"
|
|
newline
|
|
bitfld.long 0x00 3.--4. " TRWL ,Number of auto-precharge startup wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 0.--1. " WTRC ,Number of idle cycles from REF command/self-refresh release to ACTV/REF/MRS command" "2 cycles,3 cycles,5 cycles,8 cycles"
|
|
endif
|
|
else
|
|
if (((per.l(ad:0xA0002000+0x10))&0x7000)==(0x0000||0x3000||0x2000))
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "CS3WCR,CS2 Space Wait Control Register"
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
bitfld.long 0x00 7.--10. " WR ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
elif (((per.l(ad:0xA0002000+0x10))&0x7000)==0x4000)
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "CS3WCR,CS2 Space Wait Control Register"
|
|
bitfld.long 0x00 13.--14. " WTRP ,Number of auto-precharge completion wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 10.--11. " WTRCD ,Number of wait cycles between ACTV command and READ(A)/WRIT(A) command" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 7.--8. " A3CL ,CAS latency for area 3" "1 cycle,2 cycles,3 cycles,4 cycles"
|
|
newline
|
|
bitfld.long 0x00 3.--4. " TRWL ,Number of auto-precharge startup wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 0.--1. " WTRC ,Number of idle cycles from REF command/self-refresh release to ACTV/REF/MRS command" "2 cycles,3 cycles,5 cycles,8 cycles"
|
|
endif
|
|
endif
|
|
if (((per.l(ad:0xA0002000+0x14))&0x7000)==(0x0000||0x3000||0x2000))
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "CS4WCR,CS4 Space Wait Control Register"
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
bitfld.long 0x00 16.--18. " WW ,Number of write access wait cycles" "Same as WR,No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles"
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS0 assertion to RD, WEn assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
newline
|
|
bitfld.long 0x00 7.--10. " WR ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS4 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
elif (((per.l(ad:0xA0002000+0x14))&0x7000)==0x1000)
|
|
if (((per.l(ad:0xA0002000+0x14))&0x600)==0x200)
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "CS4WCR,CS4 Space Wait Control Register"
|
|
bitfld.long 0x00 20.--21. " BST ,Burst count specification" "16 burst x 1,4 burst x 4,?..."
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS0 Assertion to RD, WEn Assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
newline
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS4 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
elif (((per.l(ad:0xA0002000+0x14))&0x600)==0x400)
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "CS4WCR,CS4 Space Wait Control Register"
|
|
bitfld.long 0x00 20.--21. " BST ,Burst count specification" "8 burst x 1,2 burst x 4,4-4|2-4-2 burst,?..."
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS0 assertion to RD, WEn assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
newline
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS4 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
elif (((per.l(ad:0xA0002000+0x14))&0x600)==0x600)
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "CS4WCR,CS4 Space Wait Control Register"
|
|
bitfld.long 0x00 20.--21. " BST ,Burst count specification" "4 burst x 1,4 burst x 1,4 burst x 1,4 burst x 1"
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS0 assertion to RD, WEn assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
newline
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS4 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
else
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "CS4WCR,CS4 Space Wait Control Register"
|
|
bitfld.long 0x00 16.--17. " BW ,Number of burst wait cycles" "No cycle,1 cycle,2 cycles,3 cycles"
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS0 assertion to RD, WEn assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
bitfld.long 0x00 7.--10. " W ,Number of access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS4 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
endif
|
|
endif
|
|
if (((per.l(ad:0xA0002000+0x18))&0x7000)==0x0000)
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "CS5WCR,CS5 Space Wait Control Register"
|
|
bitfld.long 0x00 16.--18. " WW ,Number of write access wait cycles" "Same as WR,No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles"
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS5 assertion to RD, WE assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
bitfld.long 0x00 7.--10. " WR ,Number of read access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS5 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
elif (((per.l(ad:0xA0002000+0x18))&0x7000)==0x3000)
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "CS5WCR,CS5 Space Wait Control Register"
|
|
bitfld.long 0x00 20. " BAS ,SRAM with byte selection byte access select" "RW timing/RW cycle,RW cycle/RW timing"
|
|
bitfld.long 0x00 16.--18. " WW ,Number of write access wait cycles" "Same as WR,No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles"
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS5 assertion to RD, WE assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
newline
|
|
bitfld.long 0x00 7.--10. " WR ,Number of read access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS5 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
elif (((per.l(ad:0xA0002000+0x18))&0x7000)==0x2000)
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "CS5WCR,CS5 Space Wait Control Register"
|
|
bitfld.long 0x00 21. " SZSEL ,MPX-I/O interface bus width specification" "A14,A21"
|
|
bitfld.long 0x00 20. " MPXW ,MPX-I/O interface address wait" "No wait,Wait"
|
|
bitfld.long 0x00 16.--18. " WW ,Number of write access wait cycles" "Same as WR,No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles"
|
|
newline
|
|
bitfld.long 0x00 11.--12. " SW ,Number of delay cycles from address, CS5 assertion to RD, WE assertion" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
bitfld.long 0x00 7.--10. " WR ,Number of read access wait cycles" "No cycle,1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,8 cycles,10 cycles,12 cycles,14 cycles,18 cycles,24 cycles,?..."
|
|
bitfld.long 0x00 6. " WM ,External wait mask specification" "Valid,Not valid"
|
|
newline
|
|
bitfld.long 0x00 0.--1. " HW ,Delay cycles from RD, WEn negation to address, CS5 negation" "0.5 cycles,1.5 cycles,2.5 cycles,3.5 cycles"
|
|
endif
|
|
group.long 0x4C++0x0F
|
|
line.long 0x00 "SDCR,SDRAM Control Register"
|
|
bitfld.long 0x00 19.--20. " A2ROW ,number of bits of row address for area 2" "11 bits,12 bits,13 bits,?..."
|
|
bitfld.long 0x00 16.--17. " A2COL ,Number of bits of column address for area 2" "8 bits,9 bits,10 bits,?..."
|
|
bitfld.long 0x00 13. " DEEP ,Deep power-down mode" "Self-refresh,Deep power-down"
|
|
newline
|
|
bitfld.long 0x00 11. " RFSH ,Refresh control" "No refresh,Refresh"
|
|
bitfld.long 0x00 10. " RMODE ,Refresh control" "Auto-refresh,Self-refresh"
|
|
bitfld.long 0x00 9. " PDOWN ,Power-down mode" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8. " BACTV ,Bank active mode" "Auto-precharge,Bank active"
|
|
bitfld.long 0x00 3.--4. " A3ROW ,Number of bits of row address for area 3" "11 bits,12 bits,13 bits,?..."
|
|
bitfld.long 0x00 0.--1. " A3COL ,Number of bits of column address for area 3" "8 bits,9 bits,10 bits,?..."
|
|
line.long 0x04 "RTCSR,Refresh Timer Control/Status Register"
|
|
bitfld.long 0x04 7. " CMF ,Compare match flag" "Low,High"
|
|
bitfld.long 0x04 6. " CMIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 3.--5. " CKS ,Clock select" "Stopped,/4,/16,/64,/256,/1024,/2048,/4096"
|
|
newline
|
|
bitfld.long 0x04 0.--2. " RRC ,Refresh count" "1 time,2 times,4 times,6 times,8 times,?..."
|
|
line.long 0x08 "RTCNT,Refresh Timer Counter"
|
|
hexmask.long.byte 0x08 0.--7. 1. " CNT ,8-bit counter"
|
|
line.long 0x0C "RTCOR,Refresh Time Constant Register"
|
|
hexmask.long.byte 0x0C 0.--7. 1. " CNT ,8-bit counter"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "TOSCOR0,Timeout Cycle Constant Register 0"
|
|
hexmask.long.word 0x00 0.--15. 1. " B16REG ,16-bit register"
|
|
group.long 0x64++0x03
|
|
line.long 0x00 "TOSCOR1,Timeout Cycle Constant Register 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " B16REG ,16-bit register"
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "TOSCOR2,Timeout Cycle Constant Register 2"
|
|
hexmask.long.word 0x00 0.--15. 1. " B16REG ,16-bit register"
|
|
group.long 0x6C++0x03
|
|
line.long 0x00 "TOSCOR3,Timeout Cycle Constant Register 3"
|
|
hexmask.long.word 0x00 0.--15. 1. " B16REG ,16-bit register"
|
|
group.long 0x70++0x03
|
|
line.long 0x00 "TOSCOR4,Timeout Cycle Constant Register 4"
|
|
hexmask.long.word 0x00 0.--15. 1. " B16REG ,16-bit register"
|
|
group.long 0x74++0x03
|
|
line.long 0x00 "TOSCOR5,Timeout Cycle Constant Register 5"
|
|
hexmask.long.word 0x00 0.--15. 1. " B16REG ,16-bit register"
|
|
group.long 0x80++0x07
|
|
line.long 0x00 "TOSTR,Timeout Status Register"
|
|
bitfld.long 0x00 5. " CS5TOSTF ,CS5 space timeout status Flag" "Low,High"
|
|
bitfld.long 0x00 4. " CS4TOSTF ,CS4 space timeout status flag" "Low,High"
|
|
bitfld.long 0x00 3. " CS3TOSTF ,CS3 space timeout status flag" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 2. " CS2TOSTF ,CS2 space timeout status flag" "Low,High"
|
|
bitfld.long 0x00 1. " CS1TOSTF ,CS1 space timeout status flag" "Low,High"
|
|
bitfld.long 0x00 0. " CS0TOSTF ,CS0 space timeout status flag" "Low,High"
|
|
line.long 0x04 "TOENR,Timeout Enable Register"
|
|
bitfld.long 0x04 5. " CS5TOEN ,CS5 space timeout detection enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " CS4TOEN ,CS4 space timeout detection enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 3. " CS3TOEN ,CS3 space timeout detection enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 2. " CS2TOEN ,CS2 space timeout detection enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " CS1TOEN ,CS1 space timeout detection enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " CS0TOEN ,CS0 space timeout detection enable" "Disabled,Enabled"
|
|
sif cpuis("R7S9100*")||cpuis("R7S9101*")
|
|
group.long 0xC0C++0x03
|
|
line.long 0x00 "CKIOSET,CKIO Control Register"
|
|
bitfld.long 0x00 0.--3. " CKIOSET ,CKIO set" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
wgroup.byte 0xCFC++0x03
|
|
line.byte 0x00 "CKIOKEY,CKIOSET Protection Register"
|
|
hexmask.byte 0x00 0.--7. 1. " CKIOKEY ,CKIOSET protection register value"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree.open "DMAC (Direct Memory Address Controller)"
|
|
tree "DMAC 0"
|
|
base ad:0xA0062000
|
|
width 11.
|
|
tree "Channel 0"
|
|
if (((per.l(ad:0xA0062000+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 0"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 0"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 0"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 0"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 0"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 0"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 0"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 0"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062000+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 0 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 0 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 0"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062000+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 0"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062000+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 0"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062000+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 0"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 0"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 0"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 0"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 0"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 0"
|
|
line.long 0x04 "SSKP,Source Skip Register 0"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 0"
|
|
line.long 0x0C "DSKP,Destination Skip Register 0"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062040
|
|
width 11.
|
|
tree "Channel 1"
|
|
if (((per.l(ad:0xA0062040+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 1"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 1"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 1"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 1"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062040+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 1 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 1 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 1"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062040+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 1"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062040+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 1"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062040+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 1"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 1"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 1"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 1"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 1"
|
|
line.long 0x04 "SSKP,Source Skip Register 1"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 1"
|
|
line.long 0x0C "DSKP,Destination Skip Register 1"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062080
|
|
width 11.
|
|
tree "Channel 2"
|
|
if (((per.l(ad:0xA0062080+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 2"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 2"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 2"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 2"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 2"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 2"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 2"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 2"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062080+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 2 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 2 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 2"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 2"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 2"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062080+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 2"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062080+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 2"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062080+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 2"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 2"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 2"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 2"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 2"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 2"
|
|
line.long 0x04 "SSKP,Source Skip Register 2"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 2"
|
|
line.long 0x0C "DSKP,Destination Skip Register 2"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA00620C0
|
|
width 11.
|
|
tree "Channel 3"
|
|
if (((per.l(ad:0xA00620C0+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 3"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 3"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 3"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 3"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 3"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 3"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 3"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 3"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA00620C0+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 3"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 3 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 3"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 3 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 3"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 3"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 3"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA00620C0+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 3"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00620C0+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 3"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00620C0+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 3"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 3"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 3"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 3"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 3"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 3"
|
|
line.long 0x04 "SSKP,Source Skip Register 3"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 3"
|
|
line.long 0x0C "DSKP,Destination Skip Register 3"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062100
|
|
width 11.
|
|
tree "Channel 4"
|
|
if (((per.l(ad:0xA0062100+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 4"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 4"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 4"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 4"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 4"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 4"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 4"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 4"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062100+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 4"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 4 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 4"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 4 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 4"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 4"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 4"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062100+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 4"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062100+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 4"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062100+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 4"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 4"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 4"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 4"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 4"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 4"
|
|
line.long 0x04 "SSKP,Source Skip Register 4"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 4"
|
|
line.long 0x0C "DSKP,Destination Skip Register 4"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062140
|
|
width 11.
|
|
tree "Channel 5"
|
|
if (((per.l(ad:0xA0062140+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 5"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 5"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 5"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 5"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 5"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 5"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 5"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 5"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062140+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 5"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 5 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 5"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 5 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 5"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 5"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 5"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062140+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 5"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062140+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 5"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062140+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 5"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 5"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 5"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 5"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 5"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 5"
|
|
line.long 0x04 "SSKP,Source Skip Register 5"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 5"
|
|
line.long 0x0C "DSKP,Destination Skip Register 5"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062180
|
|
width 11.
|
|
tree "Channel 6"
|
|
if (((per.l(ad:0xA0062180+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 6"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 6"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 6"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 6"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 6"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 6"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 6"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 6"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062180+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 6"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 6 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 6"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 6 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 6"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 6"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 6"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062180+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 6"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062180+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 6"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062180+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 6"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 6"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 6"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 6"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 6"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 6"
|
|
line.long 0x04 "SSKP,Source Skip Register 6"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 6"
|
|
line.long 0x0C "DSKP,Destination Skip Register 6"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA00621C0
|
|
width 11.
|
|
tree "Channel 7"
|
|
if (((per.l(ad:0xA00621C0+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 7"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 7"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 7"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 7"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 7"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 7"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 7"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 7"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA00621C0+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 7"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 7 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 7"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 7 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 7"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 7"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 7"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA00621C0+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 7"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00621C0+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 7"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00621C0+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 7"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 7"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 7"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 7"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 7"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 7"
|
|
line.long 0x04 "SSKP,Source Skip Register 7"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 7"
|
|
line.long 0x0C "DSKP,Destination Skip Register 7"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062400
|
|
width 11.
|
|
tree "Channel 8"
|
|
if (((per.l(ad:0xA0062400+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 8"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 8"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 8"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 8"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 8"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 8"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 8"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 8"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062400+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 8"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 8 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 8"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 8 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 8"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 8"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 8"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062400+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 8"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062400+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 8"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062400+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 8"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 8"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 8"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 8"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 8"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 8"
|
|
line.long 0x04 "SSKP,Source Skip Register 8"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 8"
|
|
line.long 0x0C "DSKP,Destination Skip Register 8"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062440
|
|
width 11.
|
|
tree "Channel 9"
|
|
if (((per.l(ad:0xA0062440+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 9"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 9"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 9"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 9"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 9"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 9"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 9"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 9"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062440+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 9"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 9 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 9"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 9 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 9"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 9"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 9"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062440+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 9"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062440+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 9"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062440+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 9"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 9"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 9"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 9"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 9"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 9"
|
|
line.long 0x04 "SSKP,Source Skip Register 9"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 9"
|
|
line.long 0x0C "DSKP,Destination Skip Register 9"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062480
|
|
width 11.
|
|
tree "Channel 10"
|
|
if (((per.l(ad:0xA0062480+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 10"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 10"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 10"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 10"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 10"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 10"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 10"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 10"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062480+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 10"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 10 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 10"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 10 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 10"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 10"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 10"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062480+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 10"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062480+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 10"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062480+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 10"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 10"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 10"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 10"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 10"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 10"
|
|
line.long 0x04 "SSKP,Source Skip Register 10"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 10"
|
|
line.long 0x0C "DSKP,Destination Skip Register 10"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA00624C0
|
|
width 11.
|
|
tree "Channel 11"
|
|
if (((per.l(ad:0xA00624C0+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 11"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 11"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 11"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 11"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 11"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 11"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 11"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 11"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA00624C0+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 11"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 11 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 11"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 11 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 11"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 11"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 11"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA00624C0+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 11"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00624C0+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 11"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00624C0+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 11"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 11"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 11"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 11"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 11"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 11"
|
|
line.long 0x04 "SSKP,Source Skip Register 11"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 11"
|
|
line.long 0x0C "DSKP,Destination Skip Register 11"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062500
|
|
width 11.
|
|
tree "Channel 12"
|
|
if (((per.l(ad:0xA0062500+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 12"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 12"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 12"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 12"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 12"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 12"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 12"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 12"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062500+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 12"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 12 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 12"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 12 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 12"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 12"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 12"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062500+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 12"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062500+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 12"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062500+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 12"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 12"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 12"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 12"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 12"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 12"
|
|
line.long 0x04 "SSKP,Source Skip Register 12"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 12"
|
|
line.long 0x0C "DSKP,Destination Skip Register 12"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062540
|
|
width 11.
|
|
tree "Channel 13"
|
|
if (((per.l(ad:0xA0062540+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 13"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 13"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 13"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 13"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 13"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 13"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 13"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 13"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062540+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 13"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 13 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 13"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 13 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 13"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 13"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 13"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062540+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 13"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062540+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 13"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062540+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 13"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 13"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 13"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 13"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 13"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 13"
|
|
line.long 0x04 "SSKP,Source Skip Register 13"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 13"
|
|
line.long 0x0C "DSKP,Destination Skip Register 13"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0062580
|
|
width 11.
|
|
tree "Channel 14"
|
|
if (((per.l(ad:0xA0062580+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 14"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 14"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 14"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 14"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 14"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 14"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 14"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 14"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0062580+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 14"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 14 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 14"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 14 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 14"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 14"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 14"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0062580+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 14"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062580+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 14"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0062580+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 14"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 14"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 14"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 14"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 14"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 14"
|
|
line.long 0x04 "SSKP,Source Skip Register 14"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 14"
|
|
line.long 0x0C "DSKP,Destination Skip Register 14"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA00625C0
|
|
width 11.
|
|
tree "Channel 15"
|
|
if (((per.l(ad:0xA00625C0+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 15"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 15"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 15"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 15"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 15"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 15"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 15"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 15"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA00625C0+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 15"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 15 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 15"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 15 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 15"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 15"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 15"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA00625C0+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 15"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00625C0+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 15"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00625C0+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 15"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 15"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 15"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 15"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 15"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 15"
|
|
line.long 0x04 "SSKP,Source Skip Register 15"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 15"
|
|
line.long 0x0C "DSKP,Destination Skip Register 15"
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree "DMAC 1"
|
|
base ad:0xA0063000
|
|
width 11.
|
|
tree "Channel 0"
|
|
if (((per.l(ad:0xA0063000+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 0"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 0"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 0"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 0"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 0"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 0"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 0"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 0"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063000+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 0 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 0 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 0"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063000+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 0"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063000+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 0"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063000+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 0"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 0"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 0"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 0"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 0"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 0"
|
|
line.long 0x04 "SSKP,Source Skip Register 0"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 0"
|
|
line.long 0x0C "DSKP,Destination Skip Register 0"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063040
|
|
width 11.
|
|
tree "Channel 1"
|
|
if (((per.l(ad:0xA0063040+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 1"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 1"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 1"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 1"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 1"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 1"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 1"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063040+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 1 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 1 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 1"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063040+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 1"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063040+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 1"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063040+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 1"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 1"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 1"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 1"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 1"
|
|
line.long 0x04 "SSKP,Source Skip Register 1"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 1"
|
|
line.long 0x0C "DSKP,Destination Skip Register 1"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063080
|
|
width 11.
|
|
tree "Channel 2"
|
|
if (((per.l(ad:0xA0063080+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 2"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 2"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 2"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 2"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 2"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 2"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 2"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 2"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063080+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 2 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 2 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 2"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 2"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 2"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063080+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 2"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063080+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 2"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063080+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 2"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 2"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 2"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 2"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 2"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 2"
|
|
line.long 0x04 "SSKP,Source Skip Register 2"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 2"
|
|
line.long 0x0C "DSKP,Destination Skip Register 2"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA00630C0
|
|
width 11.
|
|
tree "Channel 3"
|
|
if (((per.l(ad:0xA00630C0+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 3"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 3"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 3"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 3"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 3"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 3"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 3"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 3"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA00630C0+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 3"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 3 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 3"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 3 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 3"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 3"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 3"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA00630C0+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 3"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00630C0+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 3"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00630C0+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 3"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 3"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 3"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 3"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 3"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 3"
|
|
line.long 0x04 "SSKP,Source Skip Register 3"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 3"
|
|
line.long 0x0C "DSKP,Destination Skip Register 3"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063100
|
|
width 11.
|
|
tree "Channel 4"
|
|
if (((per.l(ad:0xA0063100+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 4"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 4"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 4"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 4"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 4"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 4"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 4"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 4"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063100+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 4"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 4 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 4"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 4 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 4"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 4"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 4"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063100+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 4"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063100+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 4"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063100+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 4"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 4"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 4"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 4"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 4"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 4"
|
|
line.long 0x04 "SSKP,Source Skip Register 4"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 4"
|
|
line.long 0x0C "DSKP,Destination Skip Register 4"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063140
|
|
width 11.
|
|
tree "Channel 5"
|
|
if (((per.l(ad:0xA0063140+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 5"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 5"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 5"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 5"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 5"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 5"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 5"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 5"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063140+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 5"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 5 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 5"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 5 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 5"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 5"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 5"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063140+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 5"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063140+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 5"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063140+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 5"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 5"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 5"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 5"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 5"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 5"
|
|
line.long 0x04 "SSKP,Source Skip Register 5"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 5"
|
|
line.long 0x0C "DSKP,Destination Skip Register 5"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063180
|
|
width 11.
|
|
tree "Channel 6"
|
|
if (((per.l(ad:0xA0063180+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 6"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 6"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 6"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 6"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 6"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 6"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 6"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 6"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063180+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 6"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 6 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 6"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 6 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 6"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 6"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 6"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063180+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 6"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063180+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 6"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063180+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 6"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 6"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 6"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 6"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 6"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 6"
|
|
line.long 0x04 "SSKP,Source Skip Register 6"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 6"
|
|
line.long 0x0C "DSKP,Destination Skip Register 6"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA00631C0
|
|
width 11.
|
|
tree "Channel 7"
|
|
if (((per.l(ad:0xA00631C0+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 7"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 7"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 7"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 7"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 7"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 7"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 7"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 7"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA00631C0+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 7"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 7 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 7"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 7 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 7"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 7"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 7"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA00631C0+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 7"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00631C0+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 7"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00631C0+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 7"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 7"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 7"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 7"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 7"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 7"
|
|
line.long 0x04 "SSKP,Source Skip Register 7"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 7"
|
|
line.long 0x0C "DSKP,Destination Skip Register 7"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063400
|
|
width 11.
|
|
tree "Channel 8"
|
|
if (((per.l(ad:0xA0063400+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 8"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 8"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 8"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 8"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 8"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 8"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 8"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 8"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063400+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 8"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 8 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 8"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 8 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 8"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 8"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 8"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063400+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 8"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063400+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 8"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063400+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 8"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 8"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 8"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 8"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 8"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 8"
|
|
line.long 0x04 "SSKP,Source Skip Register 8"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 8"
|
|
line.long 0x0C "DSKP,Destination Skip Register 8"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063440
|
|
width 11.
|
|
tree "Channel 9"
|
|
if (((per.l(ad:0xA0063440+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 9"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 9"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 9"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 9"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 9"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 9"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 9"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 9"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063440+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 9"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 9 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 9"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 9 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 9"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 9"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 9"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063440+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 9"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063440+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 9"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063440+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 9"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 9"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 9"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 9"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 9"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 9"
|
|
line.long 0x04 "SSKP,Source Skip Register 9"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 9"
|
|
line.long 0x0C "DSKP,Destination Skip Register 9"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063480
|
|
width 11.
|
|
tree "Channel 10"
|
|
if (((per.l(ad:0xA0063480+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 10"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 10"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 10"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 10"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 10"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 10"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 10"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 10"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063480+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 10"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 10 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 10"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 10 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 10"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 10"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 10"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063480+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 10"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063480+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 10"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063480+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 10"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 10"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 10"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 10"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 10"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 10"
|
|
line.long 0x04 "SSKP,Source Skip Register 10"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 10"
|
|
line.long 0x0C "DSKP,Destination Skip Register 10"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA00634C0
|
|
width 11.
|
|
tree "Channel 11"
|
|
if (((per.l(ad:0xA00634C0+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 11"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 11"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 11"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 11"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 11"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 11"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 11"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 11"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA00634C0+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 11"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 11 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 11"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 11 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 11"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 11"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 11"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA00634C0+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 11"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00634C0+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 11"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00634C0+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 11"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 11"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 11"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 11"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 11"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 11"
|
|
line.long 0x04 "SSKP,Source Skip Register 11"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 11"
|
|
line.long 0x0C "DSKP,Destination Skip Register 11"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063500
|
|
width 11.
|
|
tree "Channel 12"
|
|
if (((per.l(ad:0xA0063500+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 12"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 12"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 12"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 12"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 12"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 12"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 12"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 12"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063500+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 12"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 12 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 12"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 12 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 12"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 12"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 12"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063500+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 12"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063500+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 12"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063500+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 12"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 12"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 12"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 12"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 12"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 12"
|
|
line.long 0x04 "SSKP,Source Skip Register 12"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 12"
|
|
line.long 0x0C "DSKP,Destination Skip Register 12"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063540
|
|
width 11.
|
|
tree "Channel 13"
|
|
if (((per.l(ad:0xA0063540+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 13"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 13"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 13"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 13"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 13"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 13"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 13"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 13"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063540+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 13"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 13 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 13"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 13 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 13"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 13"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 13"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063540+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 13"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063540+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 13"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063540+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 13"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 13"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 13"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 13"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 13"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 13"
|
|
line.long 0x04 "SSKP,Source Skip Register 13"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 13"
|
|
line.long 0x0C "DSKP,Destination Skip Register 13"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA0063580
|
|
width 11.
|
|
tree "Channel 14"
|
|
if (((per.l(ad:0xA0063580+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 14"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 14"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 14"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 14"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 14"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 14"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 14"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 14"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA0063580+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 14"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 14 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 14"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 14 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 14"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 14"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 14"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA0063580+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 14"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063580+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 14"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA0063580+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 14"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 14"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 14"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 14"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 14"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 14"
|
|
line.long 0x04 "SSKP,Source Skip Register 14"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 14"
|
|
line.long 0x0C "DSKP,Destination Skip Register 14"
|
|
tree.end
|
|
width 0x0B
|
|
base ad:0xA00635C0
|
|
width 11.
|
|
tree "Channel 15"
|
|
if (((per.l(ad:0xA00635C0+0x2C))&0x800000)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_N,Next0 Source Address Register 15"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_N,Next1 Source Address Register 15"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "N0SA_W,Next0 Source Address Register 15"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "N1SA_W,Next1 Source Address Register 15"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "N0DA,Next0 Destination Address Register 15"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "N1DA,Next1 Destination Address Register 15"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "N0TB,Next0 Transaction Byte Register 15"
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "N1TB,Next1 Transaction Byte Register 15"
|
|
rgroup.long 0x18++0x0B
|
|
line.long 0x00 "CRSA,Current Source Address Register"
|
|
line.long 0x04 "CRDA,Current Destination Address Register"
|
|
line.long 0x08 "CRTB,Current Transaction Byte Register"
|
|
if (((per.l(ad:0xA00635C0+0x24))&0x10)==0x00)
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 15"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Written back"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Read"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 15 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.long 0x24++0x03
|
|
line.long 0x00 "CHSTAT,Channel Status Register 15"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DNUM ,Amount of data in the buffer"
|
|
bitfld.long 0x00 18. " SWPRQ ,Forced ejection request" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " DMARQM ,DMA activation request mask" "Cleared,Masked"
|
|
bitfld.long 0x00 16. " INTM ,Interrupt request mask" "Cleared,Masked"
|
|
newline
|
|
bitfld.long 0x00 11. " MODE ,DMA mode" "Register,Link"
|
|
bitfld.long 0x00 10. " DER ,Descriptor error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " DW ,Descriptor write back" "Not written back,Error"
|
|
bitfld.long 0x00 8. " DL ,Descriptor load" "Not read,Error"
|
|
newline
|
|
bitfld.long 0x00 7. " SR ,Next register select" "Next0,Next1"
|
|
bitfld.long 0x00 5. " END ,DMA transfer completion interrupt" "Not completed,Completed"
|
|
bitfld.long 0x00 4. " ER ,DMA error" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " SUS ,Channel 15 suspend" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 2. " TACT ,DMAC operating status" "Stopped,Running"
|
|
bitfld.long 0x00 1. " RQST ,DMA transfer request" "Not accepted,Accepted"
|
|
bitfld.long 0x00 0. " EN ,DMA activation enable" "Disabled,Enabled"
|
|
endif
|
|
group.long 0x32000++0x03
|
|
line.long 0x00 "DMA0SEL,DMAC Unit 0 Source Select Register 15"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC0 ,DMA channel source select"
|
|
group.long 0x32040++0x03
|
|
line.long 0x00 "DMA1SEL,DMAC Unit 1 Source Select Register 15"
|
|
hexmask.long.byte 0x00 0.--7. 1. " IFC1 ,DMA channel source select"
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "CHCTRL,Channel Control Register 15"
|
|
bitfld.long 0x00 19. " CLRDMARQM ,DMA activation request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 18. " SETDMARQM ,DMA activation request mask" "Not affected,Masked"
|
|
bitfld.long 0x00 17. " CLRINTM ,Interrupt request mask clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 16. " SETINTM ,Interrupt request mask" "Not affected,Masked"
|
|
newline
|
|
bitfld.long 0x00 14. " SETSSWPRQ ,Software forced ejection request" "Not affected,Written"
|
|
bitfld.long 0x00 12. " SETREN ,REN set enable" "Not affected,Set"
|
|
bitfld.long 0x00 9. " CLRSUS ,Suspend clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 8. " SETSUS ,Suspend request" "Not affected,Suspended"
|
|
newline
|
|
bitfld.long 0x00 7. " CLRDER ,DER clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 5. " CLREND ,END clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 4. " CLRRQ ,DMA transfer request clear" "Not affected,Cleared"
|
|
bitfld.long 0x00 3. " SWRST ,Software reset" "Not affected,Cleared"
|
|
newline
|
|
bitfld.long 0x00 1. " CLREN ,DMA activation enable clear" "Not affected,Disabled"
|
|
bitfld.long 0x00 0. " SETEN ,DMA activation enable" "Not affected,Enabled"
|
|
if (((per.l(ad:0xA00635C0+0x2C))&0xA0000000)==0x80000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 15"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00635C0+0x2C))&0xA0000000)==0x00)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 15"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next0,Next1"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
elif (((per.l(ad:0xA00635C0+0x2C))&0xA0000000)==0x20000000)
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 15"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 30. " REN ,Register set enable" "Not performed,Performed"
|
|
bitfld.long 0x00 29. " RSW ,RSEL reverse" "Not reversed,Reversed"
|
|
bitfld.long 0x00 28. " RSEL ,Next register select" "Next1,Next0"
|
|
newline
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
newline
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
newline
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
else
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "CHCFG,Channel Configuration Register 15"
|
|
bitfld.long 0x00 31. " DMS ,DMA mode select" "Register,Link"
|
|
bitfld.long 0x00 27. " SBE ,Buffer flush enable" "Not flushed,Flushed"
|
|
bitfld.long 0x00 26. " DIM ,Descriptor interrupt mask" "Not masked,Masked"
|
|
bitfld.long 0x00 24. " DEM ,Transfer completion interrupt mask" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x00 23. " WONLY ,Write-only mode" "Normal,Write-only"
|
|
bitfld.long 0x00 22. " TM ,Sets DMA transfer mode" "Single,Block"
|
|
bitfld.long 0x00 21. " DAD ,Destination address count direction" "Increment,Fixed"
|
|
bitfld.long 0x00 20. " SAD ,Source address count direction" "Increment,Fixed"
|
|
newline
|
|
bitfld.long 0x00 19. " DDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 16.--18. " DDS[2:0] ,Transfer data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
bitfld.long 0x00 15. " SDS[3] ,Mode select" "Normal,Skip"
|
|
bitfld.long 0x00 12.--14. " SDS[2:0] ,Source data size" "8 bits,16 bits,32 bits,,128 bits,256 bits,512 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 11. " DRRP ,Descriptor reload enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--10. " AM ,ACK mode" ",Level,Bus cycle,Bus cycle,Masked,Masked,Masked,Masked"
|
|
bitfld.long 0x00 6. " LVL ,Level detection enable" "Edge,Level"
|
|
bitfld.long 0x00 5. " HIEN ,H detection enable" "Not recognized,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " LOEN ,L detection enable" "Not recognized,Requested"
|
|
bitfld.long 0x00 3. " REQD ,DMA activation request source select" "Source,Destination"
|
|
bitfld.long 0x00 0.--2. " SEL ,Pin select" "0/8,1/9,2/10,3/11,4/12,5/13,6/14,7/15"
|
|
endif
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "CHITVL,Channel Interval Register 15"
|
|
hexmask.long.word 0x00 0.--15. 1. " ITVL ,Interval value"
|
|
group.long 0x38++0x03
|
|
line.long 0x00 "NXLA,Next Link Address Register 15"
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "CRLA,Current Link Address Register 15"
|
|
group.long 0x200++0x0F
|
|
line.long 0x00 "SCNT,Source Continuous Register 15"
|
|
line.long 0x04 "SSKP,Source Skip Register 15"
|
|
line.long 0x08 "DCNT,Destination Continuous Register 15"
|
|
line.long 0x0C "DSKP,Destination Skip Register 15"
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree "Common"
|
|
base ad:0xA0002000
|
|
width 17.
|
|
wgroup.long 0x92080++0x03
|
|
line.long 0x00 "DMASTG,DMAC Software Activation Register"
|
|
bitfld.long 0x00 1. " DMREQ1 ,DMA unit 1 software activation" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " DMREQ0 ,DMA unit 0 software activation" "Not requested,Requested"
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CMNCR,Common Control Register"
|
|
bitfld.long 0x00 30. " TL2 ,Transfer end level" "Active-low,Active-high"
|
|
bitfld.long 0x00 29. " TL1 ,Transfer end level" "Active-low,Active-high"
|
|
bitfld.long 0x00 28. " TL0 ,Transfer end level" "Active-low,Active-high"
|
|
bitfld.long 0x00 26. " AL2 ,Acknowledge level" "Active-low,Active-high"
|
|
newline
|
|
bitfld.long 0x00 25. " AL1 ,Acknowledge level" "Active-low,Active-high"
|
|
bitfld.long 0x00 24. " AL0 ,Acknowledge level" "Active-low,Active-high"
|
|
bitfld.long 0x00 9.--10. " DPRTY ,DMA burst transfer priority" "Accepted,Accepted,Not accepted,?..."
|
|
group.long 0x60300++0x03
|
|
line.long 0x00 "DCTRL_A_DMAC0,DMAC0 Control Register"
|
|
bitfld.long 0x00 0. " PR ,Priority control select" "Fixed,Round-robin"
|
|
group.long 0x60700++0x03
|
|
line.long 0x00 "DCTRL_B_DMAC0,DMAC0 Control Register"
|
|
bitfld.long 0x00 0. " PR ,Priority control select" "Fixed,Round-robin"
|
|
group.long 0x61300++0x03
|
|
line.long 0x00 "DCTRL_A_DMAC1,DMAC1 Control Register"
|
|
bitfld.long 0x00 0. " PR ,Priority control select" "Fixed,Round-robin"
|
|
group.long 0x61700++0x03
|
|
line.long 0x00 "DCTRL_B_DMAC1,DMAC1 Control Register"
|
|
bitfld.long 0x00 0. " PR ,Priority control select" "Fixed,Round-robin"
|
|
group.long 0x60304++0x03
|
|
line.long 0x00 "DSCITVL_A_DMAC0,Descriptor Interval Register A"
|
|
hexmask.long.byte 0x00 8.--15. 1. " DITVL ,Descriptor interval value"
|
|
group.long 0x60704++0x03
|
|
line.long 0x00 "DSCITVL_B_DMAC0,Descriptor Interval Register B"
|
|
hexmask.long.byte 0x00 8.--15. 1. " DITVL ,Descriptor interval value"
|
|
group.long 0x61304++0x03
|
|
line.long 0x00 "DSCITVL_A_DMAC1,Descriptor Interval Register A"
|
|
hexmask.long.byte 0x00 8.--15. 1. " DITVL ,Descriptor interval value"
|
|
group.long 0x61704++0x03
|
|
line.long 0x00 "DSCITVL_B_DMAC1,Descriptor Interval Register B"
|
|
hexmask.long.byte 0x00 8.--15. 1. " DITVL ,Descriptor interval value"
|
|
newline
|
|
rgroup.long 0x60310++0x03
|
|
line.long 0x00 "DST_EN_A_DMAC0,DMAC0 Status EN Register"
|
|
bitfld.long 0x00 7. " EN7 ,Channel 7 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " EN6 ,Channel 6 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EN5 ,Channel 5 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " EN4 ,Channel 4 EN" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. " EN3 ,Channel 3 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " EN2 ,Channel 2 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " EN1 ,Channel 1 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EN0 ,Channel 0 EN" "Disabled,Enabled"
|
|
rgroup.long 0x60710++0x03
|
|
line.long 0x00 "DST_EN_B_DMAC0,DMAC0 Status EN Register"
|
|
bitfld.long 0x00 7. " EN15 ,Channel 15 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " EN14 ,Channel 14 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EN13 ,Channel 13 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " EN12 ,Channel 12 EN" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. " EN11 ,Channel 11 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " EN10 ,Channel 10 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " EN9 ,Channel 9 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EN8 ,Channel 8 EN" "Disabled,Enabled"
|
|
rgroup.long 0x61310++0x03
|
|
line.long 0x00 "DST_EN_A_DMAC1,DMAC1 Status EN Register"
|
|
bitfld.long 0x00 7. " EN7 ,Channel 7 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " EN6 ,Channel 6 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EN5 ,Channel 5 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " EN4 ,Channel 4 EN" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. " EN3 ,Channel 3 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " EN2 ,Channel 2 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " EN1 ,Channel 1 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EN0 ,Channel 0 EN" "Disabled,Enabled"
|
|
rgroup.long 0x61710++0x03
|
|
line.long 0x00 "DST_EN_B_DMAC1,DMAC1 Status EN Register"
|
|
bitfld.long 0x00 7. " EN15 ,Channel 15 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " EN14 ,Channel 14 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EN13 ,Channel 13 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " EN12 ,Channel 12 EN" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 3. " EN11 ,Channel 11 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " EN10 ,Channel 10 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " EN9 ,Channel 9 EN" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EN8 ,Channel 8 EN" "Disabled,Enabled"
|
|
newline
|
|
rgroup.long 0x60314++0x03
|
|
line.long 0x00 "DST_ER_A_DMAC0,DMAC0 Status ER Register"
|
|
bitfld.long 0x00 7. " ER7 ,Channel 7 ER" "Low,High"
|
|
bitfld.long 0x00 6. " ER6 ,Channel 6 ER" "Low,High"
|
|
bitfld.long 0x00 5. " ER5 ,Channel 5 ER" "Low,High"
|
|
bitfld.long 0x00 4. " ER4 ,Channel 4 ER" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " ER3 ,Channel 3 ER" "Low,High"
|
|
bitfld.long 0x00 2. " ER2 ,Channel 2 ER" "Low,High"
|
|
bitfld.long 0x00 1. " ER1 ,Channel 1 ER" "Low,High"
|
|
bitfld.long 0x00 0. " ER0 ,Channel 0 ER" "Low,High"
|
|
rgroup.long 0x60714++0x03
|
|
line.long 0x00 "DST_ER_B_DMAC0,DMAC0 Status ER Register"
|
|
bitfld.long 0x00 7. " ER15 ,Channel 15 ER" "Low,High"
|
|
bitfld.long 0x00 6. " ER14 ,Channel 14 ER" "Low,High"
|
|
bitfld.long 0x00 5. " ER13 ,Channel 13 ER" "Low,High"
|
|
bitfld.long 0x00 4. " ER12 ,Channel 12 ER" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " ER11 ,Channel 11 ER" "Low,High"
|
|
bitfld.long 0x00 2. " ER10 ,Channel 10 ER" "Low,High"
|
|
bitfld.long 0x00 1. " ER9 ,Channel 9 ER" "Low,High"
|
|
bitfld.long 0x00 0. " ER8 ,Channel 8 ER" "Low,High"
|
|
rgroup.long 0x61314++0x03
|
|
line.long 0x00 "DST_ER_A_DMAC1,DMAC1 Status ER Register"
|
|
bitfld.long 0x00 7. " ER7 ,Channel 7 ER" "Low,High"
|
|
bitfld.long 0x00 6. " ER6 ,Channel 6 ER" "Low,High"
|
|
bitfld.long 0x00 5. " ER5 ,Channel 5 ER" "Low,High"
|
|
bitfld.long 0x00 4. " ER4 ,Channel 4 ER" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " ER3 ,Channel 3 ER" "Low,High"
|
|
bitfld.long 0x00 2. " ER2 ,Channel 2 ER" "Low,High"
|
|
bitfld.long 0x00 1. " ER1 ,Channel 1 ER" "Low,High"
|
|
bitfld.long 0x00 0. " ER0 ,Channel 0 ER" "Low,High"
|
|
rgroup.long 0x61714++0x03
|
|
line.long 0x00 "DST_ER_B_DMAC1,DMAC1 Status ER Register"
|
|
bitfld.long 0x00 7. " ER15 ,Channel 15 ER" "Low,High"
|
|
bitfld.long 0x00 6. " ER14 ,Channel 14 ER" "Low,High"
|
|
bitfld.long 0x00 5. " ER13 ,Channel 13 ER" "Low,High"
|
|
bitfld.long 0x00 4. " ER12 ,Channel 12 ER" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " ER11 ,Channel 11 ER" "Low,High"
|
|
bitfld.long 0x00 2. " ER10 ,Channel 10 ER" "Low,High"
|
|
bitfld.long 0x00 1. " ER9 ,Channel 9 ER" "Low,High"
|
|
bitfld.long 0x00 0. " ER8 ,Channel 8 ER" "Low,High"
|
|
newline
|
|
rgroup.long 0x60318++0x03
|
|
line.long 0x00 "DST_END_A_DMAC0,DMAC0 Status END Register"
|
|
bitfld.long 0x00 7. " END7 ,Channel 7 END" "Low,High"
|
|
bitfld.long 0x00 6. " END6 ,Channel 6 END" "Low,High"
|
|
bitfld.long 0x00 5. " END5 ,Channel 5 END" "Low,High"
|
|
bitfld.long 0x00 4. " END4 ,Channel 4 END" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " END3 ,Channel 3 END" "Low,High"
|
|
bitfld.long 0x00 2. " END2 ,Channel 2 END" "Low,High"
|
|
bitfld.long 0x00 1. " END1 ,Channel 1 END" "Low,High"
|
|
bitfld.long 0x00 0. " END0 ,Channel 0 END" "Low,High"
|
|
rgroup.long 0x60718++0x03
|
|
line.long 0x00 "DST_END_B_DMAC0,DMAC0 Status END Register"
|
|
bitfld.long 0x00 7. " END15 ,Channel 15 END" "Low,High"
|
|
bitfld.long 0x00 6. " END14 ,Channel 14 END" "Low,High"
|
|
bitfld.long 0x00 5. " END13 ,Channel 13 END" "Low,High"
|
|
bitfld.long 0x00 4. " END12 ,Channel 12 END" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " END11 ,Channel 11 END" "Low,High"
|
|
bitfld.long 0x00 2. " END10 ,Channel 10 END" "Low,High"
|
|
bitfld.long 0x00 1. " END9 ,Channel 9 END" "Low,High"
|
|
bitfld.long 0x00 0. " END8 ,Channel 8 END" "Low,High"
|
|
rgroup.long 0x61318++0x03
|
|
line.long 0x00 "DST_END_A_DMAC1,DMAC1 Status END Register"
|
|
bitfld.long 0x00 7. " END7 ,Channel 7 END" "Low,High"
|
|
bitfld.long 0x00 6. " END6 ,Channel 6 END" "Low,High"
|
|
bitfld.long 0x00 5. " END5 ,Channel 5 END" "Low,High"
|
|
bitfld.long 0x00 4. " END4 ,Channel 4 END" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " END3 ,Channel 3 END" "Low,High"
|
|
bitfld.long 0x00 2. " END2 ,Channel 2 END" "Low,High"
|
|
bitfld.long 0x00 1. " END1 ,Channel 1 END" "Low,High"
|
|
bitfld.long 0x00 0. " END0 ,Channel 0 END" "Low,High"
|
|
rgroup.long 0x61718++0x03
|
|
line.long 0x00 "DST_END_B_DMAC1,DMAC1 Status END Register"
|
|
bitfld.long 0x00 7. " END15 ,Channel 15 END" "Low,High"
|
|
bitfld.long 0x00 6. " END14 ,Channel 14 END" "Low,High"
|
|
bitfld.long 0x00 5. " END13 ,Channel 13 END" "Low,High"
|
|
bitfld.long 0x00 4. " END12 ,Channel 12 END" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " END11 ,Channel 11 END" "Low,High"
|
|
bitfld.long 0x00 2. " END10 ,Channel 10 END" "Low,High"
|
|
bitfld.long 0x00 1. " END9 ,Channel 9 END" "Low,High"
|
|
bitfld.long 0x00 0. " END8 ,Channel 8 END" "Low,High"
|
|
newline
|
|
rgroup.long 0x60320++0x03
|
|
line.long 0x00 "DST_SUS_A_DMAC0,DMAC0 Status SUS Register"
|
|
bitfld.long 0x00 7. " SUS7 ,Channel 7 SUS" "Low,High"
|
|
bitfld.long 0x00 6. " SUS6 ,Channel 6 SUS" "Low,High"
|
|
bitfld.long 0x00 5. " SUS5 ,Channel 5 SUS" "Low,High"
|
|
bitfld.long 0x00 4. " SUS4 ,Channel 4 SUS" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " SUS3 ,Channel 3 SUS" "Low,High"
|
|
bitfld.long 0x00 2. " SUS2 ,Channel 2 SUS" "Low,High"
|
|
bitfld.long 0x00 1. " SUS1 ,Channel 1 SUS" "Low,High"
|
|
bitfld.long 0x00 0. " SUS0 ,Channel 0 SUS" "Low,High"
|
|
rgroup.long 0x60720++0x03
|
|
line.long 0x00 "DST_SUS_B_DMAC0,DMAC0 Status SUS Register"
|
|
bitfld.long 0x00 7. " SUS15 ,Channel 15 SUS" "Low,High"
|
|
bitfld.long 0x00 6. " SUS14 ,Channel 14 SUS" "Low,High"
|
|
bitfld.long 0x00 5. " SUS13 ,Channel 13 SUS" "Low,High"
|
|
bitfld.long 0x00 4. " SUS12 ,Channel 12 SUS" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " SUS11 ,Channel 11 SUS" "Low,High"
|
|
bitfld.long 0x00 2. " SUS10 ,Channel 10 SUS" "Low,High"
|
|
bitfld.long 0x00 1. " SUS9 ,Channel 9 SUS" "Low,High"
|
|
bitfld.long 0x00 0. " SUS8 ,Channel 8 SUS" "Low,High"
|
|
rgroup.long 0x61320++0x03
|
|
line.long 0x00 "DST_SUS_A_DMAC1,DMAC1 Status SUS Register"
|
|
bitfld.long 0x00 7. " SUS7 ,Channel 7 SUS" "Low,High"
|
|
bitfld.long 0x00 6. " SUS6 ,Channel 6 SUS" "Low,High"
|
|
bitfld.long 0x00 5. " SUS5 ,Channel 5 SUS" "Low,High"
|
|
bitfld.long 0x00 4. " SUS4 ,Channel 4 SUS" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " SUS3 ,Channel 3 SUS" "Low,High"
|
|
bitfld.long 0x00 2. " SUS2 ,Channel 2 SUS" "Low,High"
|
|
bitfld.long 0x00 1. " SUS1 ,Channel 1 SUS" "Low,High"
|
|
bitfld.long 0x00 0. " SUS0 ,Channel 0 SUS" "Low,High"
|
|
rgroup.long 0x61720++0x03
|
|
line.long 0x00 "DST_SUS_B_DMAC1,DMAC1 Status SUS Register"
|
|
bitfld.long 0x00 7. " SUS15 ,Channel 15 SUS" "Low,High"
|
|
bitfld.long 0x00 6. " SUS14 ,Channel 14 SUS" "Low,High"
|
|
bitfld.long 0x00 5. " SUS13 ,Channel 13 SUS" "Low,High"
|
|
bitfld.long 0x00 4. " SUS12 ,Channel 12 SUS" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " SUS11 ,Channel 11 SUS" "Low,High"
|
|
bitfld.long 0x00 2. " SUS10 ,Channel 10 SUS" "Low,High"
|
|
bitfld.long 0x00 1. " SUS9 ,Channel 9 SUS" "Low,High"
|
|
bitfld.long 0x00 0. " SUS8 ,Channel 8 SUS" "Low,High"
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree "ELC (Event Link Controller)"
|
|
base ad:0xA008B00
|
|
width 8.
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "ELCR,Event Link Control Register"
|
|
bitfld.byte 0x00 7. " ELCON ,All event link enable" "Disabled,Enabled"
|
|
group.byte 0x1++0x00
|
|
line.byte 0x00 "ELSR0,Event Link Setting Register 0"
|
|
group.byte 0x4++0x00
|
|
line.byte 0x00 "ELSR3,Event Link Setting Register 3"
|
|
group.byte 0x5++0x00
|
|
line.byte 0x00 "ELSR4,Event Link Setting Register 4"
|
|
group.byte 0x8++0x00
|
|
line.byte 0x00 "ELSR7,Event Link Setting Register 7"
|
|
group.byte 0xB++0x00
|
|
line.byte 0x00 "ELSR10,Event Link Setting Register 10"
|
|
group.byte 0xC++0x00
|
|
line.byte 0x00 "ELSR11,Event Link Setting Register 11"
|
|
group.byte 0xD++0x00
|
|
line.byte 0x00 "ELSR12,Event Link Setting Register 12"
|
|
group.byte 0xE++0x00
|
|
line.byte 0x00 "ELSR13,Event Link Setting Register 13"
|
|
group.byte 0x10++0x00
|
|
line.byte 0x00 "ELSR15,Event Link Setting Register 15"
|
|
group.byte 0x11++0x00
|
|
line.byte 0x00 "ELSR16,Event Link Setting Register 16"
|
|
group.byte 0x13++0x00
|
|
line.byte 0x00 "ELSR18,Event Link Setting Register 18"
|
|
group.byte 0x14++0x00
|
|
line.byte 0x00 "ELSR19,Event Link Setting Register 19"
|
|
group.byte 0x15++0x00
|
|
line.byte 0x00 "ELSR20,Event Link Setting Register 20"
|
|
group.byte 0x16++0x00
|
|
line.byte 0x00 "ELSR21,Event Link Setting Register 21"
|
|
group.byte 0x17++0x00
|
|
line.byte 0x00 "ELSR22,Event Link Setting Register 22"
|
|
group.byte 0x18++0x00
|
|
line.byte 0x00 "ELSR23,Event Link Setting Register 23"
|
|
group.byte 0x19++0x00
|
|
line.byte 0x00 "ELSR24,Event Link Setting Register 24"
|
|
group.byte 0x1A++0x00
|
|
line.byte 0x00 "ELSR25,Event Link Setting Register 25"
|
|
group.byte 0x1B++0x00
|
|
line.byte 0x00 "ELSR26,Event Link Setting Register 26"
|
|
group.byte 0x1C++0x00
|
|
line.byte 0x00 "ELSR27,Event Link Setting Register 27"
|
|
group.byte 0x1D++0x00
|
|
line.byte 0x00 "ELSR28,Event Link Setting Register 28"
|
|
group.byte 0x22++0x00
|
|
line.byte 0x00 "ELSR33,Event Link Setting Register 33"
|
|
group.byte 0x24++0x00
|
|
line.byte 0x00 "ELSR35,Event Link Setting Register 35"
|
|
group.byte 0x25++0x00
|
|
line.byte 0x00 "ELSR36,Event Link Setting Register 36"
|
|
group.byte 0x26++0x00
|
|
line.byte 0x00 "ELSR37,Event Link Setting Register 37"
|
|
group.byte 0x27++0x00
|
|
line.byte 0x00 "ELSR38,Event Link Setting Register 38"
|
|
group.byte 0x2A++0x00
|
|
line.byte 0x00 "ELSR41,Event Link Setting Register 41"
|
|
group.byte 0x2B++0x00
|
|
line.byte 0x00 "ELSR42,Event Link Setting Register 42"
|
|
group.byte 0x2C++0x00
|
|
line.byte 0x00 "ELSR43,Event Link Setting Register 43"
|
|
group.byte 0x2D++0x00
|
|
line.byte 0x00 "ELSR44,Event Link Setting Register 44"
|
|
group.byte 0x2E++0x00
|
|
line.byte 0x00 "ELSR45,Event Link Setting Register 45"
|
|
group.byte 0x1F++0x03
|
|
line.byte 0x00 "ELOPA,Event Link Option Setting Register A"
|
|
bitfld.byte 0x00 6.--7. " MTU3MD ,MTU3 operation select" "Started,Restarted,Captured,Disabled"
|
|
bitfld.byte 0x00 0.--1. " MTU0MD ,MTU0 operation select" "Started,Restarted,Captured,Disabled"
|
|
line.byte 0x01 "ELOPB,Event Link Option Setting Register B"
|
|
bitfld.byte 0x01 0.--1. " MTU4MD ,MTU4 operation select" "Started,Restarted,Captured,Disabled"
|
|
line.byte 0x02 "ELOPC,Event Link Option Setting Register C"
|
|
bitfld.byte 0x02 2.--3. " CMT1MD ,CMT1 operation select" "Started,Cleared,Event counter,Disabled"
|
|
line.byte 0x03 "ELOPD,Event Link Option Setting Register D"
|
|
bitfld.byte 0x03 6.--7. " DSX1MD ,Unit 1 trigger 1" "Enabled,,,Disabled"
|
|
bitfld.byte 0x03 4.--5. " DSX0MD ,Unit 1 trigger 0" "Enabled,,,Disabled"
|
|
bitfld.byte 0x03 2.--3. " DSU1MD ,Unit 0 trigger 1" "Enabled,,,Disabled"
|
|
bitfld.byte 0x03 0.--1. " DSU0MD ,Unit 0 trigger 0" "Enabled,,,Disabled"
|
|
group.byte 0x23++0x00
|
|
line.byte 0x00 "PGR1,Port Group Setting Register 1"
|
|
bitfld.byte 0x00 7. " PGR1_7 ,Port group setting 1 7" "Not specified,Specified"
|
|
bitfld.byte 0x00 6. " PGR1_6 ,Port group setting 1 6" "Not specified,Specified"
|
|
bitfld.byte 0x00 5. " PGR1_5 ,Port group setting 1 5" "Not specified,Specified"
|
|
bitfld.byte 0x00 4. " PGR1_4 ,Port group setting 1 4" "Not specified,Specified"
|
|
textline " "
|
|
bitfld.byte 0x00 3. "PGR1_3 ,Port group setting 1 3" "Not specified,Specified"
|
|
bitfld.byte 0x00 2. " PGR1_2 ,Port group setting 1 2" "Not specified,Specified"
|
|
bitfld.byte 0x00 1. " PGR1_1 ,Port group setting 1 1" "Not specified,Specified"
|
|
bitfld.byte 0x00 0. " PGR1_0 ,Port group setting 1 0" "Not specified,Specified"
|
|
group.byte 0x24++0x00
|
|
line.byte 0x00 "PGR2,Port Group Setting Register 2"
|
|
bitfld.byte 0x00 7. " PGR2_7 ,Port group setting 2 7" "Not specified,Specified"
|
|
bitfld.byte 0x00 6. " PGR2_6 ,Port group setting 2 6" "Not specified,Specified"
|
|
bitfld.byte 0x00 5. " PGR2_5 ,Port group setting 2 5" "Not specified,Specified"
|
|
bitfld.byte 0x00 4. " PGR2_4 ,Port group setting 2 4" "Not specified,Specified"
|
|
textline " "
|
|
bitfld.byte 0x00 3. "PGR2_3 ,Port group setting 2 3" "Not specified,Specified"
|
|
bitfld.byte 0x00 2. " PGR2_2 ,Port group setting 2 2" "Not specified,Specified"
|
|
bitfld.byte 0x00 1. " PGR2_1 ,Port group setting 2 1" "Not specified,Specified"
|
|
bitfld.byte 0x00 0. " PGR2_0 ,Port group setting 2 0" "Not specified,Specified"
|
|
group.byte 0x25++0x00
|
|
line.byte 0x00 "PGC1,Port Group Control Register 1"
|
|
bitfld.byte 0x00 4.--6. " PGCO1 ,Port group operation select" "0,1,Toggled value,Buffer,Rotated,Rotated,Rotated,Rotated"
|
|
bitfld.byte 0x00 2. " PGCOVE1 ,PDBF overwrite" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0.--1. " PGCIN ,Event output edge select" "Rising,Falling,Both,Both"
|
|
group.byte 0x26++0x00
|
|
line.byte 0x00 "PGC2,Port Group Control Register 2"
|
|
bitfld.byte 0x00 4.--6. " PGCO2 ,Port group operation select" "0,1,Toggled value,Buffer,Rotated,Rotated,Rotated,Rotated"
|
|
bitfld.byte 0x00 2. " PGCOVE2 ,PDBF overwrite" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0.--1. " PGCIN ,Event output edge select" "Rising,Falling,Both,Both"
|
|
group.byte 0x27++0x00
|
|
line.byte 0x00 "PDBF1,Port Buffer Register 1"
|
|
bitfld.byte 0x00 7. " PDBF1_7 ,Port buffer 1 7" "Low,High"
|
|
bitfld.byte 0x00 6. " PDBF1_6 ,Port buffer 1 6" "Low,High"
|
|
bitfld.byte 0x00 5. " PDBF1_5 ,Port buffer 1 5" "Low,High"
|
|
bitfld.byte 0x00 4. " PDBF1_4 ,Port buffer 1 4" "Low,High"
|
|
textline " "
|
|
bitfld.byte 0x00 3. "PDBF1_3 ,Port buffer 1 3" "Low,High"
|
|
bitfld.byte 0x00 2. " PDBF1_2 ,Port buffer 1 2" "Low,High"
|
|
bitfld.byte 0x00 1. " PDBF1_1 ,Port buffer 1 1" "Low,High"
|
|
bitfld.byte 0x00 0. " PDBF1_0 ,Port buffer 1 0" "Low,High"
|
|
group.byte 0x28++0x00
|
|
line.byte 0x00 "PDBF2,Port Buffer Register 2"
|
|
bitfld.byte 0x00 7. " PDBF2_7 ,Port buffer 2 7" "Low,High"
|
|
bitfld.byte 0x00 6. " PDBF2_6 ,Port buffer 2 6" "Low,High"
|
|
bitfld.byte 0x00 5. " PDBF2_5 ,Port buffer 2 5" "Low,High"
|
|
bitfld.byte 0x00 4. " PDBF2_4 ,Port buffer 2 4" "Low,High"
|
|
textline " "
|
|
bitfld.byte 0x00 3. "PDBF2_3 ,Port buffer 2 3" "Low,High"
|
|
bitfld.byte 0x00 2. " PDBF2_2 ,Port buffer 2 2" "Low,High"
|
|
bitfld.byte 0x00 1. " PDBF2_1 ,Port buffer 2 1" "Low,High"
|
|
bitfld.byte 0x00 0. " PDBF2_0 ,Port buffer 2 0" "Low,High"
|
|
group.byte 0x29++0x00
|
|
line.byte 0x00 "PEL1,Event Link Port Setting Register 1"
|
|
bitfld.byte 0x00 5.--6. " PSM1 ,Event link specification" "0,1,Toggled,Toggled"
|
|
bitfld.byte 0x00 3.--4. " PSP1 ,Port number specification" ",Port B,Port E,?..."
|
|
bitfld.byte 0x00 0.--2. " PSB1 ,Bit number specification" "1,2,3,4,5,6,7,8"
|
|
group.byte 0x2A++0x00
|
|
line.byte 0x00 "PEL2,Event Link Port Setting Register 2"
|
|
bitfld.byte 0x00 5.--6. " PSM2 ,Event link specification" "0,1,Toggled,Toggled"
|
|
bitfld.byte 0x00 3.--4. " PSP2 ,Port number specification" ",Port B,Port E,?..."
|
|
bitfld.byte 0x00 0.--2. " PSB2 ,Bit number specification" "1,2,3,4,5,6,7,8"
|
|
group.byte 0x2B++0x00
|
|
line.byte 0x00 "PEL3,Event Link Port Setting Register 3"
|
|
bitfld.byte 0x00 5.--6. " PSM3 ,Event link specification" "0,1,Toggled,Toggled"
|
|
bitfld.byte 0x00 3.--4. " PSP3 ,Port number specification" ",Port B,Port E,?..."
|
|
bitfld.byte 0x00 0.--2. " PSB3 ,Bit number specification" "1,2,3,4,5,6,7,8"
|
|
group.byte 0x2C++0x00
|
|
line.byte 0x00 "PEL4,Event Link Port Setting Register 4"
|
|
bitfld.byte 0x00 5.--6. " PSM4 ,Event link specification" "0,1,Toggled,Toggled"
|
|
bitfld.byte 0x00 3.--4. " PSP4 ,Port number specification" ",Port B,Port E,?..."
|
|
bitfld.byte 0x00 0.--2. " PSB4 ,Bit number specification" "1,2,3,4,5,6,7,8"
|
|
group.byte 0x2D++0x00
|
|
line.byte 0x00 "ELSEGR,Event Link Software Event Generation Register"
|
|
bitfld.byte 0x00 7. " WI ,ELSEGR register write disable" "No,Yes"
|
|
bitfld.byte 0x00 6. " WE ,SEG bit write enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " SEG ,Software event generation" "Normal,Event is generated"
|
|
group.byte 0x3F++0x00
|
|
line.byte 0x00 "ELOPF,Event Link Option Setting Register F"
|
|
bitfld.byte 0x00 6.--7. " TPU3MD ,TPU3 operation select" "Started,Restarted,Captured,Disabled"
|
|
bitfld.byte 0x00 4.--5. " TPU2MD ,TPU2 operation select" "Started,Restarted,Captured,Disabled"
|
|
bitfld.byte 0x00 2.--3. " TPU1MD ,TPU1 operation select" "Started,Restarted,Captured,Disabled"
|
|
bitfld.byte 0x00 0.--1. " TPU0MD ,TPU0 operation select" "Started,Restarted,Captured,Disabled"
|
|
group.byte 0x41++0x02
|
|
line.byte 0x00 "ELOPH,Event Link Option Setting Register H"
|
|
bitfld.byte 0x00 0.--1. " CMTW0MD ,CMTW operation select" "Started,Restarted,Captured,Disabled"
|
|
line.byte 0x01 "ELOPI,Event Link Option Setting Register I"
|
|
bitfld.byte 0x01 4.--6. " GPT1MD ,GPT1 operation select" "Started,Restarted,Stopped,Captured,,,,Disabled"
|
|
bitfld.byte 0x01 0.--2. " GPT0MD ,GPT0 operation select" "Started,Restarted,Stopped,Captured,,,,Disabled"
|
|
line.byte 0x02 "ELOPJ,Event Link Option Setting Register J"
|
|
bitfld.byte 0x02 4.--6. " GPT3MD ,GPT3 operation select" "Started,Restarted,Stopped,Captured,,,,Disabled"
|
|
bitfld.byte 0x02 0.--2. " GPT2MD ,GPT2 operation select" "Started,Restarted,Stopped,Captured,,,,Disabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "I/O (Input/Output Ports Registers)"
|
|
base ad:0xA0000000
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
width 6.
|
|
tree "Port 0"
|
|
group.word ad:0xA0000000++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000000+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000000+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000000+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000000+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 1"
|
|
group.word ad:0xA0000002++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000002+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000002+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000002+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000002+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
group.word 0x142++0x01
|
|
line.word 0x00 "DSCR,Driving Ability Control Register"
|
|
bitfld.word 0x00 0. " B0 ,P10 driving ability control" "Normal,High-drive"
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 2"
|
|
group.word ad:0xA0000004++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000004+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000004+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000004+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000004+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 3"
|
|
group.word ad:0xA0000006++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000006+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000006+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000006+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000006+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 4"
|
|
group.word ad:0xA0000008++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000008+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000008+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000008+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000008+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 5"
|
|
group.word ad:0xA000000A++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000000A+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000000A+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000000A+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000000A+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 6"
|
|
group.word ad:0xA000000C++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000000C+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000000C+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000000C+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000000C+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 7"
|
|
group.word ad:0xA000000E++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000000E+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000000E+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000000E+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000000E+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 8"
|
|
group.word ad:0xA0000010++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000010+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000010+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000010+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000010+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 9"
|
|
group.word ad:0xA0000012++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000012+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000012+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000012+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000012+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port A"
|
|
group.word ad:0xA0000014++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000014+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000014+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000014+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000014+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port B"
|
|
group.word ad:0xA0000016++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000016+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000016+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000016+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000016+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port C"
|
|
group.word ad:0xA0000018++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,?..."
|
|
group.byte (ad:0xA0000018+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
rgroup.byte (ad:0xA0000018+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000018+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000018+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port D"
|
|
group.word ad:0xA000001A++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000001A+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000001A+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000001A+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000001A+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port E"
|
|
group.word ad:0xA000001C++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000001C+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000001C+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000001C+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000001C+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port F"
|
|
group.word ad:0xA000001E++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000001E+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000001E+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000001E+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000001E+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port G"
|
|
group.word ad:0xA0000020++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000020+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000020+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000020+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000020+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port H"
|
|
group.word ad:0xA0000022++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000022+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000022+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000022+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000022+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port J"
|
|
group.word ad:0xA0000024++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000024+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000024+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000024+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000024+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port K"
|
|
group.word ad:0xA0000026++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000026+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000026+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000026+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000026+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port L"
|
|
group.word ad:0xA0000028++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000028+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000028+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000028+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000028+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port M"
|
|
group.word ad:0xA000002A++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000002A+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000002A+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000002A+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000002A+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port N"
|
|
group.word ad:0xA000002C++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000002C+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000002C+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000002C+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000002C+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port P"
|
|
group.word ad:0xA000002E++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000002E+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000002E+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000002E+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000002E+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port R"
|
|
group.word ad:0xA0000030++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000030+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000030+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000030+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000030+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port S"
|
|
group.word ad:0xA0000032++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000032+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000032+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000032+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000032+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port T"
|
|
group.word ad:0xA0000034++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000034+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000034+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000034+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000034+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port U"
|
|
group.word ad:0xA0000036++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000036+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000036+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000036+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000036+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
else
|
|
width 6.
|
|
tree "Port 0"
|
|
group.word ad:0xA0000000++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000000+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000000+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000000+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000000+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 1"
|
|
group.word ad:0xA0000002++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000002+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000002+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000002+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000002+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
group.word 0x142++0x01
|
|
line.word 0x00 "DSCR,Driving Ability Control Register"
|
|
bitfld.word 0x00 0. " B0 ,P10 driving ability control" "Normal,High-drive"
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 2"
|
|
group.word ad:0xA0000004++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000004+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000004+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000004+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000004+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 3"
|
|
group.word ad:0xA0000006++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,?..."
|
|
group.byte (ad:0xA0000006+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000006+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000006+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000006+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 4"
|
|
group.word ad:0xA0000008++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000008+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000008+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000008+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000008+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 5"
|
|
group.word ad:0xA000000A++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000000A+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000000A+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000000A+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000000A+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 6"
|
|
group.word ad:0xA000000C++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000000C+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000000C+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000000C+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000000C+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 7"
|
|
group.word ad:0xA000000E++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000000E+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000000E+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000000E+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000000E+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port 8"
|
|
group.word ad:0xA0000010++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000010+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000010+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000010+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000010+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port A"
|
|
group.word ad:0xA0000014++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000014+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000014+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000014+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000014+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port B"
|
|
group.word ad:0xA0000016++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000016+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000016+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000016+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000016+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port C"
|
|
group.word ad:0xA0000018++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,?..."
|
|
group.byte (ad:0xA0000018+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
rgroup.byte (ad:0xA0000018+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000018+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000018+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port D"
|
|
group.word ad:0xA000001A++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000001A+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000001A+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000001A+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000001A+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port E"
|
|
group.word ad:0xA000001C++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000001C+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000001C+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000001C+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000001C+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port F"
|
|
group.word ad:0xA000001E++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA000001E+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA000001E+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
rgroup.byte (ad:0xA000001E+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA000001E+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port G"
|
|
group.word ad:0xA0000020++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000020+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000020+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000020+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000020+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
width 6.
|
|
tree "Port H"
|
|
group.word ad:0xA0000022++0x01
|
|
line.word 0x00 "PDR,Port Direction Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 I/O select" "Non-use,,Input,Output"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 I/O select" "Non-use,,Input,Output"
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 I/O select" "Non-use,,Input,Output"
|
|
group.byte (ad:0xA0000022+0x40)++0x00
|
|
line.byte 0x00 "PODR,Port Output Data Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 output data store" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 output data store" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 output data store" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 output data store" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 output data store" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 output data store" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 output data store" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 output data store" "Low,High"
|
|
rgroup.byte (ad:0xA0000022+0x60)++0x00
|
|
line.byte 0x00 "PIDR,Port Input Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 input state" "Low,High"
|
|
bitfld.byte 0x00 6. " B6 ,P6 input state" "Low,High"
|
|
bitfld.byte 0x00 5. " B5 ,P5 input state" "Low,High"
|
|
bitfld.byte 0x00 4. " B4 ,P4 input state" "Low,High"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 input state" "Low,High"
|
|
bitfld.byte 0x00 2. " B2 ,P2 input state" "Low,High"
|
|
bitfld.byte 0x00 1. " B1 ,P1 input state" "Low,High"
|
|
bitfld.byte 0x00 0. " B0 ,P0 input state" "Low,High"
|
|
rgroup.byte (ad:0xA0000022+0x80)++0x00
|
|
line.byte 0x00 "PMR,Port Mode Register"
|
|
bitfld.byte 0x00 7. " B7 ,P7 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 6. " B6 ,P6 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 5. " B5 ,P5 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 4. " B4 ,P4 pin mode control" "General,Peripheral"
|
|
newline
|
|
bitfld.byte 0x00 3. " B3 ,P3 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 2. " B2 ,P2 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 1. " B1 ,P1 pin mode control" "General,Peripheral"
|
|
bitfld.byte 0x00 0. " B0 ,P0 pin mode control" "General,Peripheral"
|
|
group.word (ad:0xA0000022+0x100)++0x01
|
|
line.word 0x00 "PCR,Port Pull-Up/Pull-Down Resistor Control Register"
|
|
bitfld.word 0x00 14.--15. " B7 ,P7 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 12.--13. " B6 ,P6 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 10.--11. " B5 ,P5 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 8.--9. " B4 ,P4 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
newline
|
|
bitfld.word 0x00 6.--7. " B3 ,P3 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 4.--5. " B2 ,P2 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 2.--3. " B1 ,P1 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
bitfld.word 0x00 0.--1. " B0 ,P0 input pull-up/pull-down resistor control" "Disabled,Pull-down,Pull-up,?..."
|
|
tree.end
|
|
width 0x0B
|
|
endif
|
|
tree.end
|
|
tree "MPC (Multi-Function Pin Controller)"
|
|
base ad:0xA0000200
|
|
width 8.
|
|
if (((per.l(ad:0xA0000200+0xFF))&0x80)==0x80)
|
|
group.byte 0xFF++0x00
|
|
line.byte 0x00 "PWPR,Write-Protect Register"
|
|
bitfld.byte 0x00 7. " B0WI ,PFSWE bit write disable" "Enabled,Disabled"
|
|
rbitfld.byte 0x00 6. " PFSWE ,PFS register write enable" "Disabled,Enabled"
|
|
newline
|
|
else
|
|
group.byte 0xFF++0x00
|
|
line.byte 0x00 "PWPR,Write-Protect Register"
|
|
bitfld.byte 0x00 7. " B0WI ,PFSWE bit write disable" "Enabled,Disabled"
|
|
bitfld.byte 0x00 6. " PFSWE ,PFS register write enable" "Disabled,Enabled"
|
|
newline
|
|
endif
|
|
tree "Port 0"
|
|
group.byte 0x00++0x07
|
|
line.byte 0x00 "P00PFS,P00 Pin Function Control Register"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC6A,,TIOCA1,,,,,,ADTRG1,,,,,,,,,,,,,,,,,,,,,,,,,D0,,,,,TRACECTL,?..."
|
|
line.byte 0x01 "P01PFS,P01 Pin Function Control Register"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIC5W,,TIOCA2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,D1,?..."
|
|
line.byte 0x02 "P02PFS,P02 Pin Function Control Register"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIC5V,,TIOCA3,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,D2,?..."
|
|
line.byte 0x03 "P03PFS,P03 Pin Function Control Register"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIC5U,,TIOCA4,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,D3,?..."
|
|
line.byte 0x04 "P04PFS,P04 Pin Function Control Register"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3C,,TIOCA5,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,D4,?..."
|
|
line.byte 0x05 "P05PFS,P05 Pin Function Control Register"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3A,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,D5,?..."
|
|
line.byte 0x06 "P06PFS,P06 Pin Function Control Register"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC2B,,TIOCB0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,D6,?..."
|
|
line.byte 0x07 "P07PFS,P07 Pin Function Control Register"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC2A,,TIOCB1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,D7,?..."
|
|
tree.end
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port 1"
|
|
group.byte 0x08++0x00
|
|
line.byte 0x00 "P10PFS,P10 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CKIO,,,,,TRACECLK,?..."
|
|
group.byte 0x0B++0x04
|
|
line.byte 0x00 "P13PFS,P13 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4C,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC1B,,,,RAS#,?..."
|
|
line.byte 0x01 "P14PFS,P14 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4A,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC1A,,,,CAS#,?..."
|
|
line.byte 0x02 "P15PFS,P15 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3D,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC0B,,,,CS3#,CKE,?..."
|
|
line.byte 0x03 "P16PFS,P16 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3B,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC0A,,,,CS4#,CS2#,?..."
|
|
line.byte 0x04 "P17PFS,P17 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,ADTRG0,,,,,,,,,ETH1_TXER,,,,PHYRESETOUT#,,,,,,,,,,,,CS5#,?..."
|
|
tree.end
|
|
else
|
|
tree "Port 1"
|
|
group.byte 0x08++0x07
|
|
line.byte 0x00 "P10PFS,P10 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CKIO,,,,,TRACECLK,?..."
|
|
line.byte 0x01 "P11PFS,P11 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4D,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC2B,?..."
|
|
line.byte 0x02 "P12PFS,P12 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4B,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC2A,?..."
|
|
line.byte 0x03 "P13PFS,P13 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4C,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC1B,,,,RAS#,?..."
|
|
line.byte 0x04 "P14PFS,P14 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4A,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC1A,,,,CAS#,,,,,,,,,ENCIF10,?..."
|
|
line.byte 0x05 "P15PFS,P15 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3D,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC0B,,,,CS3#,CKE,,,,,,,,ENCIF11,?..."
|
|
line.byte 0x06 "P16PFS,P16 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3B,,,,,,,,,,,,,,,,,,,,,,,,,,,,,GTIOC0A,,,,CS4#,CS2#,,,,,,,,ENCIF12,?..."
|
|
line.byte 0x07 "P17PFS,P17 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,ADTRG0,,,,,,,,,ETH1_TXER,,,PHYRESETOUT#,,,,,,,,,,,,,CS5#,?..."
|
|
tree.end
|
|
endif
|
|
tree "Port 2"
|
|
group.byte 0x10++0x07
|
|
line.byte 0x00 "P20PFS,P20 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,MTCLKD,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,A17,?..."
|
|
line.byte 0x01 "P21PFS,P21 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIC5V,,TIOCB1,,,,,,,,CTS0#,,,,,,,,,,,,,,,,,,,,,,,CS0#,?..."
|
|
line.byte 0x02 "P22PFS,P22 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC7B,TIOCD0,,,,,,,,SCK0,,,,,,,,,,,,,,,,,,,,,,,RD#,?..."
|
|
line.byte 0x03 "P23PFS,P23 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIC5U,,,,,,,,,,TXD0,,,,,,,,,,,,,DACK1,,,,,,,,,,A0,?..."
|
|
line.byte 0x04 "P24PFS,P24 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,RXD0,,,,,,,,,,,,,,,,,,,,,,,RD/WR#,?..."
|
|
line.byte 0x05 "P25PFS,P25 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,MTICLKC,,,,,,,,,,,,,,,,,,,,,,,TEND1,,,,,,,,,,A18,?..."
|
|
line.byte 0x06 "P26PFS,P26 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC8D,,,,,,,,,,,,,,,,,,,,,,,DREQ1,,,,,,,,,,A19,?..."
|
|
line.byte 0x07 "P27PFS,P27 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC8C,,TIOCB0,,,,,,,RTS0#,,,,,,,,,,,,,,,,,,,,,,,,A20,?..."
|
|
tree.end
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port 3"
|
|
group.byte 0x18++0x00
|
|
line.byte 0x00 "P30PFS,P30 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,CRXD0,,,,,,,,,USB_VBUSIN,?..."
|
|
group.byte 0x1B++0x03
|
|
line.byte 0x00 "P33PFS,P33 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TDO,?..."
|
|
line.byte 0x01 "P34PFS,P34 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TDI,?..."
|
|
line.byte 0x02 "P36PFS,P36 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO0,,,,,,,,,,,,,,,,,,,,,,,,,,,,WE0#/DQMLL,?..."
|
|
line.byte 0x03 "P37PFS,P37 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO1,,,,,,,,,,,,,,,,,,,,,,,,,,,,WE1#/DQMLU,?..."
|
|
tree.end
|
|
else
|
|
tree "Port 3"
|
|
group.byte 0x18++0x04
|
|
line.byte 0x00 "P30PFS,P30 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,CRXD0,,,,,,,,,USB_VBUSIN,?..."
|
|
line.byte 0x01 "P31PFS,P31 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,USB_VBUSEN,?..."
|
|
line.byte 0x02 "P32PFS,P32 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,USB_OVRCUR,?..."
|
|
line.byte 0x03 "P33PFS,P33 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TDO,?..."
|
|
line.byte 0x04 "P34PFS,P34 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TDI,?..."
|
|
group.byte 0x1E++0x01
|
|
line.byte 0x00 "P36PFS,P36 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO0,,,,,,,,,,,,,,,,,,,,,,,,,,,,WE0#/DQMLL,?..."
|
|
line.byte 0x01 "P37PFS,P37 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO1,,,,,,,,,,,,,,,,,,,,,,,,,,,,WE1#/DQMLU,?..."
|
|
tree.end
|
|
endif
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port 4"
|
|
group.byte 0x20++0x00
|
|
line.byte 0x00 "P40PFS,P40 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC8A,,,,,,,,,TXD0,?..."
|
|
group.byte 0x22++0x00
|
|
line.byte 0x00 "P42PFS,P42 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,MTIOC7C,,,,,,,,RXD0,?..."
|
|
group.byte 0x23++0x00
|
|
line.byte 0x00 "P43PFS,P43 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC8B,,,,,,,,,,,,,,,,,,,,,,,,USB_VBUSEN,,,,,,,,,WE2#/DQMUL,?..."
|
|
group.byte 0x27++0x00
|
|
line.byte 0x00 "P47PFS,P47 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC6C,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,WE3#/DQMUU/AH#,?..."
|
|
tree.end
|
|
else
|
|
tree "Port 4"
|
|
group.byte 0x20++0x07
|
|
line.byte 0x00 "P40PFS,P40 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC8A,,,,,,,,,TXD0,?..."
|
|
line.byte 0x01 "P41PFS,P41 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,SCK0,,,,,,,,,,,,,,,,,,,,,,,,,BS#,?..."
|
|
line.byte 0x02 "P42PFS,P42 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,MTIOC7C,,,,,,,,RXD0,?..."
|
|
line.byte 0x03 "P43PFS,P43 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC8B,,,,,,,,,,,,,,,,,,,,,,,,USB_VBUSEN,,,,,,,,,WE2#/DQMUL,?..."
|
|
line.byte 0x04 "P44PFS,P44 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,TCLKD,,,,,,ADTRG0,CTS0#,,,,,,,,,,,,,,,,,,,,,,,,,WAIT#,?..."
|
|
line.byte 0x05 "P45PFS,P45 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CS2#,?..."
|
|
line.byte 0x06 "P46PFS,P46 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CKE,?..."
|
|
line.byte 0x07 "P47PFS,P47 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC6C,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,WE3#/DQMUU/AH#,?..."
|
|
tree.end
|
|
endif
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port 5"
|
|
group.byte 0x29++0x00
|
|
line.byte 0x00 "P51PFS,P51 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,RSPCK2,,,,PHYLINK1,?..."
|
|
group.byte 0x2C++0x00
|
|
line.byte 0x00 "P54PFS,P54 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,MOSI2,,,,CLKOUT25M1,?..."
|
|
group.byte 0x2E++0x00
|
|
line.byte 0x00 "P56PFS,P56 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,ETH1_TXER,,,,,,,,,,,,,,,,,BS#,?..."
|
|
tree.end
|
|
else
|
|
tree "Port 5"
|
|
group.byte 0x28++0x06
|
|
line.byte 0x00 "P50PFS,P50 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,PHYLINK0,,,,,,,,,,,,,,,,,,CS1#,?..."
|
|
line.byte 0x01 "P51PFS,P51 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,RSPCK2,,,,PHYLINK1,?..."
|
|
line.byte 0x02 "P52PFS,P52 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,SSL20,,,ETH0_INT,?..."
|
|
line.byte 0x03 "P53PFS,P53 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,MISO2,,,ETH1_INT,?..."
|
|
line.byte 0x04 "P54PFS,P54 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,MOSI2,,,,CLKOUT25M1,?..."
|
|
line.byte 0x05 "P55PFS,P55 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,ETHSWSECOUT,,,,,,,,,,,,,,,,,,A24,?..."
|
|
line.byte 0x06 "P56PFS,P56 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,ETH1_TXER,,,,,,,,,,,,,,,,,BS#,?..."
|
|
tree.end
|
|
endif
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port 6"
|
|
group.byte 0x30++0x05
|
|
line.byte 0x00 "P60PFS,P60 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,CTXD0,,,,,,,,TEND0,,,SPBSSL,?..."
|
|
line.byte 0x01 "P61PFS,P61 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,CTXD1,,,,,,,,DACK0,,,SPBIO3,?..."
|
|
line.byte 0x02 "P62PFS,P62 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,SPBCLK,?..."
|
|
line.byte 0x03 "P63PFS,P63 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,SPBMO/SPBIO0,?..."
|
|
line.byte 0x04 "P64PFS,P64 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,SPBMI/SPBIO1,?..."
|
|
line.byte 0x05 "P65PFS,P65 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,DREQ0,,,SPBIO2,?..."
|
|
tree.end
|
|
else
|
|
tree "Port 6"
|
|
group.byte 0x30++0x07
|
|
line.byte 0x00 "P60PFS,P60 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,CTXD0,,,,,,,,TEND0,,,SPBSSL,?..."
|
|
line.byte 0x01 "P61PFS,P61 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,CTXD1,,,,,,,,DACK0,,,SPBIO3,?..."
|
|
line.byte 0x02 "P62PFS,P62 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,SPBCLK,?..."
|
|
line.byte 0x03 "P63PFS,P63 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,SPBMO/SPBIO0,?..."
|
|
line.byte 0x04 "P64PFS,P64 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,SPBMI/SPBIO1,?..."
|
|
line.byte 0x05 "P65PFS,P65 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,DREQ0,,,SPBIO2,?..."
|
|
line.byte 0x06 "P66PFS,P66 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,CTXD1,,,,,,,,DACK0,USB_VBUSEN,,,,,GTIOC3A,?..."
|
|
line.byte 0x07 "P67PFS,P67 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,CTXD0,,,,,,,,TEND0,USB_OVRCUR,,,,,GTIOC3B,?..."
|
|
tree.end
|
|
endif
|
|
tree "Port 7"
|
|
group.byte 0x38++0x07
|
|
line.byte 0x00 "P70PFS,P70 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,MTIOC6D,,,,,,,,RTS1#,,,,,,,,,,,,,,,USB_OVRCUR,,,,,,,,,D16,,,,,TRACECLK,,,,ENCIF00,?..."
|
|
line.byte 0x01 "P71PFS,P71 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,POE0#,POE10#,,SCK1,,,,,,,,,,,,,,,,,,,TOC2,,,,,D17,,,,,TRACECTL,,,,ENCIF01,?..."
|
|
line.byte 0x02 "P72PFS,P72 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC1A,,,,,,,,,TXD1,,,,,,,,,,,,,SSITXD0,,,,,,TIC2,,,,,D18,,,,,TRACEDATA0,,,,ENCIF02,?..."
|
|
line.byte 0x03 "P73PFS,P73 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,MTCLKB,,,,,,,,,RXD1,,,,,,,,,,,,,SSIRXD0,,,,,,,,,,,D19,,,,,TRACEDATA1,,,,ENCIF03,?..."
|
|
line.byte 0x04 "P74PFS,P74 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,MTCLKA,,,,,,,,,CTS1#,,,SSL03,,,,,,,,,,SSISCK0,,,,,,,,,,,D20,,,,,TRACEDATA2,?..."
|
|
line.byte 0x05 "P75PFS,P75 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC4D,,,,,,,,,,,,SSL00,,,,,,,,,,,,,,,,,GTIOC2B,,,,D21,,,,,TRACEDATA3,,,,ENCIF04,?..."
|
|
line.byte 0x06 "P76PFS,P76 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC4B,,,,,,,,,,,,SSL01,,,,,,,,,,SSIWS0,,,,,,,GTIOC2A,,,,D22,,,,,TRACEDATA4,?..."
|
|
line.byte 0x07 "P77PFS,P77 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC4C,,,,,,,,,,,,RSPCK0,,,,,,,,,,,,,,,,,GTIOC1B,,,,D23,,,,,TRACEDATA5,?..."
|
|
tree.end
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port 8"
|
|
group.byte 0x42++0x00
|
|
line.byte 0x00 "P82PFS,P82 Pin Function Control Register"
|
|
bitfld.byte 0x00 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCD3,,,,,,,SCK4,RTS3#,,,,,,ETH0_TXEN,ETH1_CRS,,,,,,,USB_OVRCUR,?..."
|
|
group.byte 0x45++0x02
|
|
line.byte 0x00 "P85PFS,P85 Pin Function Control Register"
|
|
bitfld.byte 0x00 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,TXD4,SCK4,,,,,,CLKOUT25M0,,,,,,,,USB_VBUSEN,?..."
|
|
line.byte 0x01 "P86PFS,P86 Pin Function Control Register"
|
|
bitfld.byte 0x01 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4B,,,,,,,,,,,,,RSPCK2,,,ETH1_TXD0,,,,,,,,,,,,TOC1,GTIOC2A,?..."
|
|
line.byte 0x02 "P87PFS,P87 Pin Function Control Register"
|
|
bitfld.byte 0x02 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4C,,,,,,,,,,,,,,,,ETH1_TXC,ETH0_RXD0,,,,,,,,,,,,GTIOC1B,,,,A23,,,,,,MCLK1,?..."
|
|
tree.end
|
|
else
|
|
tree "Port 8"
|
|
group.byte 0x40++0x07
|
|
line.byte 0x00 "P80PFS,P80 Pin Function Control Register"
|
|
bitfld.byte 0x00 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCC3,,,,,,,RTS4#,,,,,,,ETH0_RXDV,?..."
|
|
line.byte 0x01 "P81PFS,P81 Pin Function Control Register"
|
|
bitfld.byte 0x01 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCC0,,,,,,,CTS4#,,,,,,,ETH0_RXER,?..."
|
|
line.byte 0x02 "P82PFS,P82 Pin Function Control Register"
|
|
bitfld.byte 0x02 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCD3,,,,,,,SCK4,RTS3#,,,,,,ETH0_TXEN,ETH1_CRS,,,,,,,USB_OVRCUR,?..."
|
|
line.byte 0x03 "P83PFS,P83 Pin Function Control Register"
|
|
bitfld.byte 0x03 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,TXD4,,,,,,ETH0_CRS,?..."
|
|
else
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,TXD4,,,,,,ETH0_CRS,,,,CATLINKACT0,?..."
|
|
endif
|
|
line.byte 0x04 "P84PFS,P84 Pin Function Control Register"
|
|
bitfld.byte 0x04 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,RXD4,,,,,,ETH0_COL,?..."
|
|
else
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,RXD4,,,,,,ETH0_COL,,,,CATLINKACT1,?..."
|
|
endif
|
|
line.byte 0x05 "P85PFS,P85 Pin Function Control Register"
|
|
bitfld.byte 0x05 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,TXD4,SCK4,,,,,,CLKOUT25M0,,,,,,,,USB_VBUSEN,?..."
|
|
line.byte 0x06 "P86PFS,P86 Pin Function Control Register"
|
|
bitfld.byte 0x06 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4B,,,,,,,,,,,,,RSPCK2,,,ETH1_TXD0,,,,,,,,,,,,TOC1,GTIOC2A,?..."
|
|
line.byte 0x07 "P87PFS,P87 Pin Function Control Register"
|
|
bitfld.byte 0x07 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4C,,,,,,,,,,,,,,,,ETH1_TXC,ETH0_RXD0,,,,,,,,,,,,GTIOC1B,,,,A23,,,,,,MCLK1,?..."
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port 9"
|
|
group.byte 0x48++0x07
|
|
line.byte 0x00 "P90PFS,P90 Pin Function Control Register"
|
|
bitfld.byte 0x00 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA5,,,,,,,,,TXD4,,,,,,,,,,,,,,,,,,,,,,,RAS#,?..."
|
|
line.byte 0x01 "P91PFS,P91 Pin Function Control Register"
|
|
bitfld.byte 0x01 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,TXD2,,,,,,,,,,,,,,,,,,,,,,,,CAS#,,,,,,,,ENCIF06,?..."
|
|
line.byte 0x02 "P92PFS,P92 Pin Function Control Register"
|
|
bitfld.byte 0x02 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,RXD2,,,,,,,,,,,,,,,,,,TOC3,,,,,,CS5#,?..."
|
|
line.byte 0x03 "P93PFS,P93 Pin Function Control Register"
|
|
bitfld.byte 0x03 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC1A,,,,,,,,,,SCK2,,,,,,,,,,,,,,,,,,TIC3,,,,,,,,,,,,,,ENCIF07,?..."
|
|
line.byte 0x04 "P94PFS,P94 Pin Function Control Register"
|
|
bitfld.byte 0x04 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,MTCLKB,,,,,,,,,,RTS2#,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,ENCIF08,?..."
|
|
line.byte 0x05 "P95PFS,P95 Pin Function Control Register"
|
|
bitfld.byte 0x05 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,MTCLKA,,,,,,,,,,CTS2#,?..."
|
|
line.byte 0x06 "P96PFS,P96 Pin Function Control Register"
|
|
bitfld.byte 0x06 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,POE0#,POE10#,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,ENCIF09,?..."
|
|
line.byte 0x07 "P97PFS,P97 Pin Function Control Register"
|
|
bitfld.byte 0x07 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,ADTRG1,,,,,,,,,,,,,,,,,,,,,,,,,,A25,?..."
|
|
tree.end
|
|
endif
|
|
tree "Port A"
|
|
group.byte 0x50++0x07
|
|
line.byte 0x00 "PA0PFS,PA0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4A,,,,,,,,,,,,MOSI0,,,,,,,,,,,,,,,,,GTIOC1A,,,,D24,,,,,TRACEDATA6,MDAT3,?..."
|
|
line.byte 0x01 "PA1PFS,PA1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3D,,,,,,,,,,,,MISO0,,,,,,,,,,AUDIO_CLK,,,,,,,GTIOC0B,,,,D25,,,,,TRACEDATA7,MCLK3,?..."
|
|
line.byte 0x02 "PA2PFS,PA2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3B,,,,,,,,,,,,SSL02,,,,,,,,,,,DREQ2,,,,,,GTIOC0A,,,,D26,,,,,,MDAT2,,,ENCIF05,?..."
|
|
line.byte 0x03 "PA3PFS,PA3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA2,,,,,,,SCK2,,,,,,,,ETHSWSECOUT,,,,,,DACK2,,,,,,GTETRG,,,,D27,,,,,,MCLK2,?..."
|
|
line.byte 0x04 "PA4PFS,PA4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA3,,,,,,ADTRG0,RXD2,,,,,,,,ETH1_INT,,,,,,TEND2,,,,,,,,,,D28,,,,,,MDAT1,?..."
|
|
line.byte 0x05 "PA5PFS,PA5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA4,,,,,,,TXD2,,,,,,,ETH0_INT,ETH1_TXER,,,,,,,,,,,,,,,,D29,,,,,,MCLK1,?..."
|
|
line.byte 0x06 "PA6PFS,PA6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,CTS2#,,,,,,,,,,,,,,,,,,,,GTIOC3A,,,,D30,A21,,,,,MDAT0,?..."
|
|
line.byte 0x07 "PA7PFS,PA7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC6B,,,,,,,,RTS2#,,,,,,,,,,,,,,,,,,,,GTIOC3B,,,,D31,A22,,,,,MCLK0,?..."
|
|
tree.end
|
|
tree "Port B"
|
|
group.byte 0x58++0x07
|
|
line.byte 0x00 "PB0PFS,PB0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,MTCLKB,,TCLKD,,,,,,,,,,,,,,ETH1_RXDC,,,,,,,,,,,,TIC3,?..."
|
|
line.byte 0x01 "PB1PFS,PB1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,MTCLKA,,TCLKC,,,,,,,,CTS4#,,,,,,ETH1_RXER,?..."
|
|
line.byte 0x02 "PB2PFS,PB2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC1A,,,,,,,,,,,,,SSL30,,,ETH1_RXC,ETH0_RXD1,,,,,,,,,,,,,,,,,,,,,,MDAT1,?..."
|
|
else
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC1A,,,,,,,,,,,,,SSL30,,,ETH1_RXC,ETH0_RXD1,,,CATSYNC1,CATLATCH1,,,,,,,,,,,,,,,,,,MDAT1,?..."
|
|
endif
|
|
line.byte 0x03 "PB3PFS,PB3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,TXD3,,,,,,CTXD1,ETH1_CRS,,,,PHYRESETOUT#,,,,,,,,,,,,,CS1#,,,,,,MCLK0,?..."
|
|
line.byte 0x04 "PB4PFS,PB4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,RXD3,,,,MOSI3,,,ETH1_COL,ETH0_RXER,,,,,,,,,,,,,,,,A24,,,,,,MDAT0,?..."
|
|
else
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,RXD3,,,,MOSI3,,,ETH1_COL,ETH0_RXER,,,CATSYNC0,CATLATCH0,,,,,,,,,,,,A24,,,,,,MDAT0,?..."
|
|
endif
|
|
line.byte 0x05 "PB5PFS,PB5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,TCLKB,,,,POE0#,POE10#,,CTS3#,,,,RSPCK3,,,ETH_MDIO,?..."
|
|
line.byte 0x06 "PB6PFS,PB6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,,,TCLKA,,,,,,,SCK3,RTS4#,,,MISO3,,,ETH_MDC,?..."
|
|
line.byte 0x07 "PB7PFS,PB7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC3B,,,,,,,,,,,,,,,,ETH1_RXD1,,,,,,,,,,,,TOC3,GTIOC0A,?..."
|
|
tree.end
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port C"
|
|
group.byte 0x60++0x03
|
|
line.byte 0x00 "PC0PFS,PC0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,SCL1,,ETH1_RXD2,,,,,,,,,,,,,GTETRG,,,,WAIT#,,,,,,MDAT3,?..."
|
|
line.byte 0x01 "PC1PFS,PC1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,SDA1,,ETH1_RXD3,PHYLINK0,,,,,,,,,,,,,,,,,,,,,,MDAT2,?..."
|
|
line.byte 0x02 "PC2PFS,PC2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,SDA0,,ETH1_TXC,ETH1_RXD2,?..."
|
|
line.byte 0x03 "PC3PFS,PC3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,RXD4,,,,,SCL0,CRXD1,ETH0_RXC,ETH0_RXDV,?..."
|
|
tree.end
|
|
else
|
|
tree "Port C"
|
|
group.byte 0x60++0x07
|
|
line.byte 0x00 "PC0PFS,PC0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,SCL1,,ETH1_RXD2,,,,,,,,,,,,,GTETRG,,,,WAIT#,,,,,,MDAT3,?..."
|
|
line.byte 0x01 "PC1PFS,PC1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,SDA1,,ETH1_RXD3,PHYLINK0,,,,,,,,,,,,,,,,,,,,,,MDAT2,?..."
|
|
line.byte 0x02 "PC2PFS,PC2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,SDA0,,ETH1_TXC,ETH1_RXD2,?..."
|
|
else
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,SDA0,,ETH1_TXC,ETH1_RXD2,,,CATI2CDATA,?..."
|
|
endif
|
|
line.byte 0x03 "PC3PFS,PC3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,RXD4,,,,,SCL0,CRXD1,ETH0_RXC,ETH0_RXDV,?..."
|
|
else
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,RXD4,,,,,SCL0,CRXD1,ETH0_RXC,ETH0_RXDV,,,CATI2CCLK,?..."
|
|
endif
|
|
line.byte 0x04 "PC4PFS,PC4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TCLKH,,,,,,,,,,,,SCL0,?..."
|
|
else
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TCLKH,,,,,,,,,,,,SCL0,,,,,,,CATI2CCLK,?..."
|
|
endif
|
|
line.byte 0x05 "PC5PFS,PC5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TCLKG,,,,,,,,,,,,SDA0,?..."
|
|
else
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TCLKG,,,,,,,,,,,,SDA0,,,,,,,CATI2CDATA,?..."
|
|
endif
|
|
line.byte 0x06 "PC6PFS,PC6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TCLKC,,,,,,,,,,,,SCL1,CRXD0,,,,,,,,DREQ0,USB_VBUSIN,?..."
|
|
line.byte 0x07 "PC7PFS,PC7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,SDA1,CRXD1,,,,,,,,,,,,,TIC0,?..."
|
|
tree.end
|
|
endif
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port D"
|
|
group.byte 0x6D++0x02
|
|
line.byte 0x00 "PD5PFS,PD5 Pin Function Control Register"
|
|
bitfld.byte 0x00 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,SSL20,,,,ETH1_TXD3,ETH0_TXD0,,,,,,,,,,,TIC0,,,,,A21,,,,,,MCLK3,?..."
|
|
line.byte 0x01 "PD6PFS,PD6 Pin Function Control Register"
|
|
bitfld.byte 0x01 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,MISO2,,,,ETH1_TXD2,ETH0_TXD1,,,,,,,,,,,TIC1,,,,,A22,,,,,,MCLK2,?..."
|
|
line.byte 0x02 "PD7PFS,PD7 Pin Function Control Register"
|
|
bitfld.byte 0x02 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC4D,,,,,,,,,,,,,,,ETH1_TXD1,,,,,,,,,,,,TOC0,GTIOC2B,?..."
|
|
tree.end
|
|
else
|
|
tree "Port D"
|
|
group.byte 0x68++0x07
|
|
line.byte 0x00 "PD0PFS,PD0 Pin Function Control Register"
|
|
bitfld.byte 0x00 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CS4,?..."
|
|
line.byte 0x01 "PD1PFS,PD1 Pin Function Control Register"
|
|
bitfld.byte 0x01 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CS1,?..."
|
|
line.byte 0x02 "PD2PFS,PD2 Pin Function Control Register"
|
|
bitfld.byte 0x02 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,WAIT,?..."
|
|
line.byte 0x03 "PD3PFS,PD3 Pin Function Control Register"
|
|
bitfld.byte 0x03 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,PHYRESETOUT2,?..."
|
|
line.byte 0x04 "PD4PFS,PD4 Pin Function Control Register"
|
|
bitfld.byte 0x04 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,ETH2_INT,?..."
|
|
line.byte 0x05 "PD5PFS,PD5 Pin Function Control Register"
|
|
bitfld.byte 0x05 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,SSL20,,,,ETH1_TXD3,ETH0_TXD0,,,,,,,,,,,TIC0,,,,,A21,,,,,,MCLK3,?..."
|
|
line.byte 0x06 "PD6PFS,PD6 Pin Function Control Register"
|
|
bitfld.byte 0x06 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,MISO2,,,,ETH1_TXD2,ETH0_TXD1,,,,,,,,,,,TIC1,,,,,A22,,,,,,MCLK2,?..."
|
|
line.byte 0x07 "PD7PFS,PD7 Pin Function Control Register"
|
|
bitfld.byte 0x07 7. " ASEL ,Analog input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC4D,,,,,,,,,,,,,,,ETH1_TXD1,,,,,,,,,,,,TOC0,GTIOC2B,?..."
|
|
tree.end
|
|
endif
|
|
tree "Port E"
|
|
group.byte 0x70++0x07
|
|
line.byte 0x00 "PE0PFS,PE0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC1B,,TIOCB2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,D8,,,,,TRACEDATA0,?..."
|
|
line.byte 0x01 "PE1PFS,PE1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTCLKD,,TIOCB3,,,,,,,,,,,SSL03,,,,,,,,,,,,,,,,,,,,D9,,,,,TRACEDATA1,?..."
|
|
line.byte 0x02 "PE2PFS,PE2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,MTCLKC,,TIOCB4,,,,,,,,,,,SSL02,,,,,,,,,,,,,,,,,,,,D10,,,,,TRACEDATA2,?..."
|
|
line.byte 0x03 "PE3PFS,PE3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOCOD,,TIOCB5,,,,,,,,,CTS1#,,SSL01,,,,,,,,,,,,,,,,,,,,D11,,,,,TRACEDATA3,?..."
|
|
line.byte 0x04 "PE4PFS,PE4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOCOB,,TIOCC0,,,,,,,,,RTS1#,,SSL00,,,,,,,,,,,,,,,,,,,,D12,,,,,TRACEDATA4,?..."
|
|
line.byte 0x05 "PE5PFS,PE5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOCOC,,TIOCC3,,,,,,,,,TXD1,,MOSI0,,,,,,,,,,,,,,,,,,,,D13,,,,,TRACEDATA5,?..."
|
|
line.byte 0x06 "PE6PFS,PE6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOCOA,,TIOCD0,,,,,,,,,RXD1,,MISO0,,,,,,,,,,,,,,,,,,,,D14,,,,,TRACEDATA6,?..."
|
|
line.byte 0x07 "PE7PFS,PE7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC7A,TIOCD3,,,,POE8#,,,,,SCK1,,RSPCK0,,,,,,,,,,,,,,,,,,,,D15,,,,,TRACEDATA7,?..."
|
|
tree.end
|
|
sif cpuis("R7S910001")||cpuis("R7S910101")
|
|
tree "Port F"
|
|
group.byte 0x7D++0x01
|
|
line.byte 0x00 "PF5PFS,PF5 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4A,,,,,,,,,,,,,,,,ETH1_TXEN,,,,,,,,,,,,TIC2,GTIOC1A,?..."
|
|
line.byte 0x01 "PF6PFS,PF6 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3D,,,,,,,,,,,,,,,,ETH1_RXD0,,,,,,,,,,,,TOC2,GTIOC0B,?..."
|
|
tree.end
|
|
else
|
|
tree "Port F"
|
|
group.byte 0x7D++0x02
|
|
line.byte 0x00 "PF5PFS,PF5 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC4A,,,,,,,,,,,,,,,,ETH1_TXEN,,,,,,,,,,,,TIC2,GTIOC1A,?..."
|
|
line.byte 0x01 "PF6PFS,PF6 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC3D,,,,,,,,,,,,,,,,ETH1_RXD0,,,,,,,,,,,,TOC2,GTIOC0B,?..."
|
|
line.byte 0x02 "PF7PFS,PF7 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,RTS3#,,,SSL30,,,,ETH0_TXER,,,,,,,,,,,,,,,,,A25,?..."
|
|
tree.end
|
|
endif
|
|
tree "Port G"
|
|
group.byte 0x80++0x07
|
|
line.byte 0x00 "PG0PFS,PG0 Pin Function Control Register"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO2,,,,,,,,,,,,,,,,,,,,,,,,,,,,A1,?..."
|
|
line.byte 0x01 "PG1PFS,PG1 Pin Function Control Register"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO3,,,,,,,,,,,,,,,,,,,,,,,,,,,,A2,?..."
|
|
line.byte 0x02 "PG2PFS,PG2 Pin Function Control Register"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO4,,,,,,,RSPCK1,,,,,,,,,,,,,,,,TOC0,,,,,A3,?..."
|
|
line.byte 0x03 "PG3PFS,PG3 Pin Function Control Register"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO5,,,,,,,MISO1,,,,,,,,,,,,,,,,TIC1,,,,,A4,?..."
|
|
line.byte 0x04 "PG4PFS,PG4 Pin Function Control Register"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO6,,,,,,,MOSI1,,,,,,,,,,,,,,,,TOC1,,,,,A5,?..."
|
|
line.byte 0x05 "PG5PFS,PG5 Pin Function Control Register"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,TCLKA,,,PO7,,,,,,,SSL10,,,,,,,,,,,,,,,,,,,,,A6,?..."
|
|
line.byte 0x06 "PG6PFS,PG6 Pin Function Control Register"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,,,TCLKB,,,PO8,,,,,,,SSL11,,,,,,,,,,,,,,,,,,,,,A7,?..."
|
|
line.byte 0x07 "PG7PFS,PG7 Pin Function Control Register"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO9,,,,,,,,,,,,,,,,,,,,,,,,,,,,A8,?..."
|
|
tree.end
|
|
tree "Port H"
|
|
group.byte 0x88++0x07
|
|
line.byte 0x00 "PH0PFS,PH0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO10,,,,,,,,,,,,,,,,,,,,,,,,,,,,A9,?..."
|
|
line.byte 0x01 "PH1PFS,PH1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC2B,,,,,PO11,,,,,,,,,,,,,,,,,,,,,,,,,,,,A10,?..."
|
|
line.byte 0x02 "PH2PFS,PH2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC2A,,,,,PO12,,,,,,,,,,,,,,,,,,,,,,,,,,,,A11,?..."
|
|
line.byte 0x03 "PH3PFS,PH3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIOC1B,,,,,PO13,,,,,,,,,,,,,,,,,,,,,,,,,,,,A12,?..."
|
|
line.byte 0x04 "PH4PFS,PH4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO14,,,,,,,,,,,,,,,,,,,,,,,,,,,,A13,?..."
|
|
line.byte 0x05 "PH5PFS,PH5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO15,,,,,,,,,,,,,,,,,,,,,,,,,,,,A14,?..."
|
|
line.byte 0x06 "PH6PFS,PH6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC7D,,,,,,,,,RTS0#,,,,,,,,,,,,,,,,,,,,,,,A15,?..."
|
|
line.byte 0x07 "PH7PFS,PH7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,MTIC5W,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,A16,?..."
|
|
tree.end
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port J"
|
|
group.byte 0x90++0x07
|
|
line.byte 0x00 "PJ0PFS,PJ0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,MOSI3,,,,ETH0_TXD3,?..."
|
|
else
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,MOSI3,,,,ETH0_TXD3,,,,CATLEDERR,?..."
|
|
endif
|
|
line.byte 0x01 "PJ1PFS,PJ1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,RSPCK3,,,,ETH0_TXD2,?..."
|
|
else
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,RSPCK3,,,,ETH0_TXD2,,,,CATLEDSTER,?..."
|
|
endif
|
|
line.byte 0x02 "PJ2PFS,PJ2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,MISO3,,,,ETH0_TXD1,?..."
|
|
line.byte 0x03 "PJ3PFS,PJ3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,ADTRG0,,,,,,,,ETH0_TXD0,?..."
|
|
line.byte 0x04 "PJ4PFS,PJ4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,TXD3,,,,,,ETH0_RXD0,?..."
|
|
line.byte 0x05 "PJ5PFS,PJ5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCD0,,,,,,,,RXD3,,,,,,ETH0_RXD1,?..."
|
|
line.byte 0x06 "PJ6PFS,PJ6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,SCK3,,,,,,ETH0_RXD2,?..."
|
|
else
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,SCK3,,,,,,ETH0_RXD2,,,,CATIRQ,?..."
|
|
endif
|
|
line.byte 0x07 "PJ7PFS,PJ7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,CTS3#,,,,,,ETH0_RXD3,?..."
|
|
else
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,CTS3#,,,,,,ETH0_RXD3,,,,CATLEDRUN,?..."
|
|
endif
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port K"
|
|
group.byte 0x98++0x07
|
|
line.byte 0x00 "PK0PFS,PK0 Pin Function Control Register"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO31,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CAS#,,,,,,,,ENCIF11,?..."
|
|
line.byte 0x01 "PK1PFS,PK1 Pin Function Control Register"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CS5#,,,,,,,,ENCIF12,?..."
|
|
line.byte 0x02 "PK2PFS,PK2 Pin Function Control Register"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,A23,?..."
|
|
line.byte 0x03 "PK3PFS,PK3 Pin Function Control Register"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,A24,?..."
|
|
line.byte 0x04 "PK4PFS,PK4 Pin Function Control Register"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCB11,,,,,,,,,,,MOSI2,,,,,,ETH2_TXER,?..."
|
|
line.byte 0x05 "PK5PFS,PK5 Pin Function Control Register"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCB8,,,,,,,,,,,,,,,,,ETH2_TXD1,?..."
|
|
line.byte 0x06 "PK6PFS,PK6 Pin Function Control Register"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCB6,,,,,,,,,,,,,,,,,ETH2_TXD3,?..."
|
|
line.byte 0x07 "PK7PFS,PK7 Pin Function Control Register"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCB7,,,,,,,,,,,,,,,,,ETH2_TXD2,?..."
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port L"
|
|
group.byte 0xA0++0x07
|
|
line.byte 0x00 "PL0PFS,PL0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCB9,,,,,,,,,,,,,,,,,ETH2_TXD0,?..."
|
|
line.byte 0x01 "PL1PFS,PL1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCB10,,,,,,,,,,,,,,,,,ETH2_TXC,?..."
|
|
line.byte 0x02 "PL2PFS,PL2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA6,,,,,,ADTRG1,,,,,,,,,,,ETH2_TXEN,?..."
|
|
line.byte 0x03 "PL3PFS,PL3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA7,,,,,,,,,,,,,,,,,ETH2_RXD0,?..."
|
|
line.byte 0x04 "PL4PFS,PL4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,ETH2_RXD1,?..."
|
|
line.byte 0x05 "PL5PFS,PL5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA8,,,,,,,,,,,,,,,,,ETH2_RXD2,?..."
|
|
line.byte 0x06 "PL6PFS,PL6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA9,,,,,,,,,,,,,,,,,ETH2_RXD3,?..."
|
|
line.byte 0x07 "PL7PFS,PL7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,,,,,,,,,ETH2_RXDV,?..."
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port M"
|
|
group.byte 0xA8++0x07
|
|
line.byte 0x00 "PM0PFS,PM0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,TXD4,,,,,,,,CLKOUT25M2,?..."
|
|
line.byte 0x01 "PM1PFS,PM1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,SCK4,?..."
|
|
else
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,,,,,,SCK4,,,,,,,,,,CATLEDERR,?..."
|
|
endif
|
|
line.byte 0x02 "PM2PFS,PM2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TCLKE,,,,,,,,,RTS4,?..."
|
|
else
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TCLKE,,,,,,,,,RTS4#,,,,,,,,,CATSYNC1,CATLATCH1,?..."
|
|
endif
|
|
line.byte 0x03 "PM3PFS,PM3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO16,?..."
|
|
else
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO16,,,,,,,,,,,,,,,CATSYNC0,CATLATCH0,?..."
|
|
endif
|
|
line.byte 0x04 "PM4PFS,PM4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO17,?..."
|
|
else
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO17,,,,,,,,,,,,,,,,CATLEDRUN,?..."
|
|
endif
|
|
line.byte 0x05 "PM5PFS,PM5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO18,?..."
|
|
else
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO18,,,,,,,,,,,,,,,,CATLEDSTER,?..."
|
|
endif
|
|
line.byte 0x06 "PM6PFS,PM6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO19,?..."
|
|
else
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO19,,,,,,,,,,,,,,,,CATLINKACT0,?..."
|
|
endif
|
|
line.byte 0x07 "PM7PFS,PM7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO20,?..."
|
|
else
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,PO20,,,,,,,,,,,,,,,,CATLINKACT1,?..."
|
|
endif
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port N"
|
|
group.byte 0xB0++0x07
|
|
line.byte 0x00 "PN0PFS,PN0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC8D,,,,,,,,,,,,,SSL10,?..."
|
|
line.byte 0x01 "PN1PFS,PN1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC8C,,,,,PO21,,,,,,,,MISO1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,ENCIF09,?..."
|
|
line.byte 0x02 "PN2PFS,PN2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC8B,,,,,,,,,,,,,MOSI1,?..."
|
|
line.byte 0x03 "PN3PFS,PN3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC8A,,,,,,,,,,,,,RSPCK1,?..."
|
|
line.byte 0x04 "PN4PFS,PN4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC6C,,TIOCC6,,,,,,,,,,,SSL11,?..."
|
|
line.byte 0x05 "PN5PFS,PN5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC6A,,TIOCD9,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,ENCIF10,?..."
|
|
line.byte 0x06 "PN6PFS,PN6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC3C,,TIOCC9,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,MCLK3,,,ENCIF11,?..."
|
|
line.byte 0x07 "PN7PFS,PN7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,MTIOC3A,,TIOCD6,,,,,,,,,,,,,,,,,,,,,DREQ0,,,,,,,,,,,,,,,,MDAT3,,,ENCIF12,?..."
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port P"
|
|
group.byte 0xB8++0x07
|
|
line.byte 0x00 "PP0PFS,PP0 Pin Function Control Register"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,POE8#,,,,,,,,,,,,,,,,,TEND0,,,,,,,,,,,,,,,,MCLK2,?..."
|
|
line.byte 0x01 "PP1PFS,PP1 Pin Function Control Register"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,MTIOC0D,,,,,,,,,,,,,,,,,,,,,,DACK0,,,,,,,,,,,,,,,,MDAT2,?..."
|
|
line.byte 0x02 "PP2PFS,PP2 Pin Function Control Register"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,MTIOC0C,TCLKH,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,MCLK1,?..."
|
|
line.byte 0x03 "PP3PFS,PP3 Pin Function Control Register"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,MTIOC0B,TCLKC,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,MDAT1,?..."
|
|
line.byte 0x04 "PP4PFS,PP4 Pin Function Control Register"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,MTIOC0A,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,MCLK0,?..."
|
|
line.byte 0x05 "PP5PFS,PP5 Pin Function Control Register"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO22,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,MDAT0,?..."
|
|
line.byte 0x06 "PP6PFS,PP6 Pin Function Control Register"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCA11,,,,,,,,RXD1,,,,,,,,,,,,,,,,,,,,,,,,,,,,TRACECTL,,,,ENCIF06,?..."
|
|
line.byte 0x07 "PP7PFS,PP7 Pin Function Control Register"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,,,TCLKF,TCLKH,,,,,,,SCK1,,,,,,,,,,,,,DACK1,,,,,,,,,,,,,,,TRACECLK,?..."
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port R"
|
|
group.byte 0xC0++0x07
|
|
line.byte 0x00 "PR0PFS,PR0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TCLKE,TCLKG,,,,,,,TXD1,,,,,,,,,,,,,DREQ1,,,,,,,,,,,,,,,TRACEDATA0,,,,ENCIF07,?..."
|
|
line.byte 0x01 "PR1PFS,PR1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,,,,,,POE4#,,,,CTS1#,,,,,,,,,,,,,TEND1,,,,,,,,,,,,,,,TRACEDATA1,,,,ENCIF08,?..."
|
|
line.byte 0x02 "PR2PFS,PR2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA11,TIOCB11,,,,,,,RTS1#,,,,,,,,,,,,,,,,,,,,,,,,,,,,TRACEDATA2,,,,ENCIF00,?..."
|
|
line.byte 0x03 "PR3PFS,PR3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA10,TIOCB10,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TRACEDATA3,,,,ENCIF01,?..."
|
|
line.byte 0x04 "PR4PFS,PR4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA9,TIOCB9,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TRACEDATA4,,,,ENCIF02,?..."
|
|
line.byte 0x05 "PR5PFS,PR5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA8,TIOCB8,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TRACEDATA5,,,,ENCIF03,?..."
|
|
line.byte 0x06 "PR6PFS,PR6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA7,TIOCB7,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TRACEDATA6,,,,ENCIF04,?..."
|
|
line.byte 0x07 "PR7PFS,PR7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA6,TIOCB6,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,TRACEDATA7,,,,ENCIF05,?..."
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port S"
|
|
group.byte 0xC8++0x07
|
|
line.byte 0x00 "PS0PFS,PS0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC7D,,,,,,,,,,,,,,,,,,,,,AUDIO_CLK,?..."
|
|
line.byte 0x01 "PS1PFS,PS1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC7B,,,,,,,,,,,,,,,,,,,,,SSISCK0,?..."
|
|
line.byte 0x02 "PS2PFS,PS2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC7C,,,,,,,,,,,,,,,,,,,,,SSIWS0,?..."
|
|
line.byte 0x03 "PS3PFS,PS3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC7A,,,,,,,,,,,,,,,,,,,,,SSIRXD0,?..."
|
|
line.byte 0x04 "PS4PFS,PS4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC6D,,,,,,,,,,,,,,,,,,,,,SSITXD0,?..."
|
|
line.byte 0x05 "PS5PFS,PS5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "Hi-Z,,MTIOC6B,?..."
|
|
line.byte 0x06 "PS6PFS,PS6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA5,TIOCB5,,PO23,,,,,,RXD2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,ENCIF06,?..."
|
|
line.byte 0x07 "PS7PFS,PS7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "Hi-Z,,,TIOCA4,TIOCB4,,PO24,,,,,,TXD2,?..."
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port T"
|
|
group.byte 0xD0++0x07
|
|
line.byte 0x00 "PT0PFS,PT0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCA3,TIOCB3,,PO25,,,,,,SCK2,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,ENCIF07,?..."
|
|
line.byte 0x01 "PT1PFS,PT1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCA2,TIOCB2,,PO26,,,,,,RTS2#,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,ENCIF08,?..."
|
|
line.byte 0x02 "PT2PFS,PT2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCA1,TIOCB1,,PO27,?..."
|
|
line.byte 0x03 "PT3PFS,PT3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCA0,TIOCB0,,PO28,,,,,,CTS2#,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,ENCIF09,?..."
|
|
line.byte 0x04 "PT4PFS,PT4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO29,,,,,,,,,,,,,,,,,,,,,,,,,,,,,CS3,?..."
|
|
line.byte 0x05 "PT5PFS,PT5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,PO30,,,,,,,,,,,,,,,,,,TEND2,,,,,,,,,,,BS#,,?..."
|
|
line.byte 0x06 "PT6PFS,PT6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,DREQ2,,,,,,,,,,,A21,?..."
|
|
line.byte 0x07 "PT7PFS,PT7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,,,,,,,,,,,,,DACK2,,,,,,,,,,,A22,,,,,,,,ENCIF10,?..."
|
|
tree.end
|
|
endif
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Port U"
|
|
group.byte 0xD8++0x07
|
|
line.byte 0x00 "PU0PFS,PU0 Pin Function Control Register"
|
|
bitfld.byte 0x00 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x00 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCA10,,,,,,,,,,,,,,,,,ETH2_RXER,?..."
|
|
line.byte 0x01 "PU1PFS,PU1 Pin Function Control Register"
|
|
bitfld.byte 0x01 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x01 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCA11,,,,,,,,,SCK3,,,,,,,,ETH2_RXC,?..."
|
|
line.byte 0x02 "PU2PFS,PU2 Pin Function Control Register"
|
|
bitfld.byte 0x02 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x02 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCD9,,,,,,,,,RXD3,,,,,,,,ETH2_CRS,?..."
|
|
line.byte 0x03 "PU3PFS,PU3 Pin Function Control Register"
|
|
bitfld.byte 0x03 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x03 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCD6,,,,,,,,,TXD3,,,,,,,,ETH2_COL,?..."
|
|
line.byte 0x04 "PU4PFS,PU4 Pin Function Control Register"
|
|
bitfld.byte 0x04 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x04 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCC9,,,,,,,,,CTS3#,,,,,,,,MII2_MDC,?..."
|
|
line.byte 0x05 "PU5PFS,PU5 Pin Function Control Register"
|
|
bitfld.byte 0x05 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x05 0.--5. " PSEL ,Pin function select" "HI-Z,,,TIOCC6,,,,,,,,,RTS3#,,,,,,,,MII2_MDIO,?..."
|
|
line.byte 0x06 "PU6PFS,PU6 Pin Function Control Register"
|
|
bitfld.byte 0x06 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
bitfld.byte 0x06 0.--5. " PSEL ,Pin function select" "HI-Z,,,TCLKF,,,,,,,,,CTS4#,,,,,,,,,,PHYRESETOUT,?..."
|
|
line.byte 0x07 "PU7PFS,PU7 Pin Function Control Register"
|
|
bitfld.byte 0x07 6. " ISEL ,Interrupt input function select" "Not used,Used"
|
|
sif cpuis("R7S91000*")||cpuis("R7S91010*")||cpuis("R7S910011")||cpuis("R7S910013")||cpuis("R7S910111")||cpuis("R7S910113")
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,RXD4,?..."
|
|
else
|
|
bitfld.byte 0x07 0.--5. " PSEL ,Pin function select" "HI-Z,,,,,,,,,,,,RXD4,,,,,,,,,,CATRIRQ,?..."
|
|
endif
|
|
tree.end
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree.open "MTU3a (Multi-Function Timer Pulse Unit)"
|
|
tree "Channel 0"
|
|
base ad:0xA006A000
|
|
width 7.
|
|
group.byte 0x100++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA,TGRB,Counter clearing,Disabled,TGRC,TGRD,Counter clearing"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64,MTCLKA,MTCLKB,MTCLKC,MTCLKD"
|
|
if (((per.l(ad:0xA006A000+0x100))&0x7)==(0x00))
|
|
group.byte 0x128++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0x100))&0x7)==(0x01))
|
|
group.byte 0x128++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0x100))&0x7)==(0x02))
|
|
group.byte 0x128++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0x100))&0x7)==(0x03))
|
|
group.byte 0x128++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/64,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0x100))&0x7)==(0x04))
|
|
group.byte 0x128++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKA,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0x100))&0x7)==(0x05))
|
|
group.byte 0x128++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKB,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0x100))&0x7)==(0x06))
|
|
group.byte 0x128++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKC,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
else
|
|
group.byte 0x128++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKD,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
endif
|
|
group.byte 0x101++0x04
|
|
line.byte 0x00 "TMDR1,Timer Mode Register 1"
|
|
bitfld.byte 0x00 6. " BFE ,Buffer operation E" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 5. " BFB ,Buffer Operation B" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 4. " BFA ,Buffer Operation A" "Operates normally,Operates together"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal,,PWM Mode 1,PWM Mode 2,?..."
|
|
line.byte 0x02 "TIORH,Timer I/O Control Register H"
|
|
bitfld.byte 0x02 4.--7. " IOB ,I/O control B" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,MTU1/count clock,MTU1/count clock,MTU1/count clock,MTU1/count clock"
|
|
bitfld.byte 0x02 0.--3. " IOA ,I/O control A" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,MTU1/count clock,,MTU8/count clock,MTU8/count clock"
|
|
line.byte 0x03 "TIORL,Timer I/O Control Register L"
|
|
bitfld.byte 0x03 4.--7. " IOD ,I/O control D" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,MTU1/count clock,MTU1/count clock,MTU1/count clock,MTU1/count clock"
|
|
bitfld.byte 0x03 0.--3. " IOC ,I/O control C" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,MTU1/count clock,MTU1/count clock,MTU1/count clock,MTU1/count clock"
|
|
line.byte 0x04 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x04 7. " TTGE ,A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.byte 0x04 4. " TCIEV ,Overflow Interrupt Enable" "Disabled,Enabled"
|
|
bitfld.byte 0x04 3. " TGIED ,TGR interrupt enable D" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x04 2. " TGIEC ,TGR interrupt enable C" "Disabled,Enabled"
|
|
bitfld.byte 0x04 1. " TGIEB ,TGR interrupt enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x04 0. " TGIEA ,TGR interrupt enable A" "Disabled,Enabled"
|
|
group.byte 0x124++0x00
|
|
line.byte 0x00 "TIER2,Timer Interrupt Enable Register 2"
|
|
bitfld.byte 0x00 7. " TTGE2 ,A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TGIEF ,TGR interrupt enable F" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEE ,TGR interrupt enable E" "Disabled,Enabled"
|
|
group.byte 0x126++0x00
|
|
line.byte 0x00 "TBTM,Timer Buffer Operation Transfer Mode Register"
|
|
bitfld.byte 0x00 2. " TTSE ,Timing select E" "Occurred,MTU0.TCNT cleared"
|
|
bitfld.byte 0x00 1. " TTSB ,Timing select B" "Occurred,TCNT cleared"
|
|
bitfld.byte 0x00 0. " TTSA ,Timing select A" "Occurred,TCNT cleared"
|
|
group.word 0x106++0x01
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
group.word 0x108++0x7
|
|
line.word 0x00 "TGRA,Timer General Register"
|
|
line.word 0x02 "TGRB,Timer General Register"
|
|
line.word 0x04 "TGRC,Timer General Register"
|
|
line.word 0x06 "TGRD,Timer General Register"
|
|
group.word 0x120++0x03
|
|
line.word 0x00 "TGRE,Timer General Register"
|
|
line.word 0x02 "TGRF,Timer General Register"
|
|
group.byte 0x90++0x00
|
|
line.byte 0x00 "NFCR0,Noise Filter Control Register 0"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
group.byte 0x99++0x00
|
|
line.byte 0x00 "NFCRC,Noise Filter Control Register C"
|
|
bitfld.byte 0x00 4.--5. " NFCSC ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Channel 1"
|
|
base ad:0xA006A000
|
|
width 8.
|
|
group.byte 0x180++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA,TGRB,Counter clearing"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64,MTCLKA,MTCLKB,PCLKC/256,MTU2.TCNT"
|
|
if (((per.l(ad:0xA006A000+0x180))&0x7)==(0x00))
|
|
group.byte 0x194++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/1024,?..."
|
|
elif (((per.l(ad:0xA006A000+0x180))&0x7)==(0x01))
|
|
group.byte 0x194++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/1024,?..."
|
|
elif (((per.l(ad:0xA006A000+0x180))&0x7)==(0x02))
|
|
group.byte 0x194++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/1024,?..."
|
|
elif (((per.l(ad:0xA006A000+0x180))&0x7)==(0x03))
|
|
group.byte 0x194++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/64,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/1024,?..."
|
|
elif (((per.l(ad:0xA006A000+0x180))&0x7)==(0x04))
|
|
group.byte 0x194++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKA,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/1024,?..."
|
|
elif (((per.l(ad:0xA006A000+0x180))&0x7)==(0x05))
|
|
group.byte 0x194++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKB,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/1024,?..."
|
|
elif (((per.l(ad:0xA006A000+0x180))&0x7)==(0x06))
|
|
group.byte 0x194++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/256,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/1024,?..."
|
|
else
|
|
group.byte 0x194++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTU2.TCNT,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/1024,?..."
|
|
endif
|
|
group.byte 0x181++0x00
|
|
line.byte 0x00 "TMDR1,Timer Mode Register 1"
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,,Phase counting mode 5,?..."
|
|
group.byte 0x191++0x00
|
|
line.byte 0x00 "TMDR3,Timer Mode Register 3"
|
|
bitfld.byte 0x00 1. " PHCKSEL ,External input phase clock select" "MTCLKA/B,MTCLKC/D"
|
|
bitfld.byte 0x00 0. " LWA ,MTU1/2 combination long-word access control" "16-bit,32-bit"
|
|
group.byte 0x182++0x00
|
|
line.byte 0x00 "TIORH,Timer I/O Control Register H"
|
|
bitfld.byte 0x00 4.--7. " IOB ,I/O control B" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,MTU0.TGRC,,MTU8.TGRC,MTU8.TGRC"
|
|
bitfld.byte 0x00 0.--3. " IOA ,I/O control A" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,MTU0.TGRA,MTU0.TGRA,MTU0.TGRA,MTU0.TGRA"
|
|
group.byte 0x184++0x01
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow Interrupt Enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGR interrupt enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGR interrupt enable A" "Disabled,Enabled"
|
|
line.byte 0x01 "TSR,Timer Status Register"
|
|
bitfld.byte 0x01 7. " TCFD ,Count direction flag" "Down,Up"
|
|
bitfld.byte 0x01 5. " TCFU ,Underflow flag" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 4. " TCFV ,Overflow flag" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.byte 0x01 1. " TGFB ,Input capture/output compare flag B" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 0. " TGFA ,Input capture/output compare flag A" "Not occurred,Occurred"
|
|
group.byte 0x190++0x00
|
|
line.byte 0x00 "TICCR,Timer Input Capture Control Register"
|
|
bitfld.byte 0x00 3. " I2BE ,Input capture enable" "Not included,Included"
|
|
bitfld.byte 0x00 2. " I2AE ,Input capture enable" "Not included,Included"
|
|
bitfld.byte 0x00 1. " I1BE ,Input capture enable" "Not included,Included"
|
|
newline
|
|
bitfld.byte 0x00 0. " I1AE ,Input capture enable" "Not included,Included"
|
|
group.word 0x186++0x01
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
group.long 0x1A0++0x03
|
|
line.long 0x00 "TCNTLW,Timer Longword Counter"
|
|
group.word 0x188++0x4
|
|
line.word 0x00 "TGRA,Timer General Register"
|
|
line.word 0x02 "TGRB,Timer General Register"
|
|
group.long 0x1A4++0x07
|
|
line.long 0x00 "TGRALW,Timer Longword General Register A"
|
|
line.long 0x04 "TGRBLW,Timer Longword General Register B"
|
|
group.byte 0x91++0x00
|
|
line.byte 0x00 "NFCR1,Noise Filter Control Register 1"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Channel 2"
|
|
base ad:0xA006A000
|
|
width 8.
|
|
group.byte 0x200++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA,TGRB,Counter clearing"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64,MTCLKA,MTCLKB,MTCLKC,PCLKC/1024"
|
|
if (((per.l(ad:0xA006A000+0x200))&0x7)==(0x00))
|
|
group.byte 0x20C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,?..."
|
|
elif (((per.l(ad:0xA006A000+0x200))&0x7)==(0x01))
|
|
group.byte 0x20C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,?..."
|
|
elif (((per.l(ad:0xA006A000+0x200))&0x7)==(0x02))
|
|
group.byte 0x20C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,?..."
|
|
elif (((per.l(ad:0xA006A000+0x200))&0x7)==(0x03))
|
|
group.byte 0x20C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/64,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,?..."
|
|
elif (((per.l(ad:0xA006A000+0x200))&0x7)==(0x04))
|
|
group.byte 0x20C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKA,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,?..."
|
|
elif (((per.l(ad:0xA006A000+0x200))&0x7)==(0x05))
|
|
group.byte 0x20C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKB,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,?..."
|
|
elif (((per.l(ad:0xA006A000+0x200))&0x7)==(0x06))
|
|
group.byte 0x20C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKC,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,?..."
|
|
else
|
|
group.byte 0x20C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " PCB ,Phase counting mode function expansion control" "0,1,2,3"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1024,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,?..."
|
|
endif
|
|
group.byte 0x201++0x01
|
|
line.byte 0x00 "TMDR1,Timer Mode Register 1"
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,,Phase counting mode 5,?..."
|
|
line.byte 0x01 "TIORH,Timer I/O Control Register H"
|
|
bitfld.byte 0x01 4.--7. " IOB ,I/O control B" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x01 0.--3. " IOA ,I/O control A" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
group.byte 0x204++0x01
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow Interrupt Enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGR interrupt enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGR interrupt enable A" "Disabled,Enabled"
|
|
line.byte 0x01 "TSR,Timer Status Register"
|
|
bitfld.byte 0x01 7. " TCFD ,Count direction flag" "Down,Up"
|
|
bitfld.byte 0x01 5. " TCFU ,Underflow flag" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 4. " TCFV ,Overflow flag" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.byte 0x01 1. " TGFB ,Input capture/output compare flag B" "Not occurred,Occurred"
|
|
bitfld.byte 0x01 0. " TGFA ,Input capture/output compare flag A" "Not occurred,Occurred"
|
|
group.word 0x206++0x01
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
group.word 0x208++0x4
|
|
line.word 0x00 "TGRA,Timer General Register"
|
|
line.word 0x02 "TGRB,Timer General Register"
|
|
group.byte 0x92++0x00
|
|
line.byte 0x00 "NFCR2,Noise Filter Control Register 2"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Channel 3"
|
|
base ad:0xA006A000
|
|
width 8.
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA,TGRB,Counter clearing,Disabled,TGRC,TGRD,Counter clearing"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64,PCLKC/256,PCLKC/1024,MTCLKA,MTCLKB"
|
|
if (((per.l(ad:0xA006A000+0x00))&0x7)==(0x00))
|
|
group.byte 0x04C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x00))&0x7)==(0x01))
|
|
group.byte 0x04C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x00))&0x7)==(0x02))
|
|
group.byte 0x04C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x00))&0x7)==(0x03))
|
|
group.byte 0x04C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/64,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x00))&0x7)==(0x04))
|
|
group.byte 0x04C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/256,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x00))&0x7)==(0x05))
|
|
group.byte 0x04C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1024,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x00))&0x7)==(0x06))
|
|
group.byte 0x04C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKA,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
else
|
|
group.byte 0x04C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKB,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
endif
|
|
group.byte 0x02++0x01
|
|
line.byte 0x00 "TMDR1,Timer Mode Register 1"
|
|
bitfld.byte 0x00 5. " BFB ,Buffer Operation B" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 4. " BFA ,Buffer Operation A" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal,,PWM mode 1,PWM mode 2,,,,,Reset-synch. PWN mode,,,,,PWM mode 1,PWM mode 2,PWM mode 3"
|
|
group.byte 0x70++0x00
|
|
line.byte 0x00 "TMDR2A,Timer Mode Register 2"
|
|
bitfld.byte 0x00 0. " DRS ,Double buffer select" "Disabled,Enabled"
|
|
group.byte 0x04++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control Register H"
|
|
bitfld.byte 0x00 4.--7. " IOB ,I/O control B" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--3. " IOA ,I/O control A" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Register L"
|
|
bitfld.byte 0x01 4.--7. " IOD ,I/O control D" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x01 0.--3. " IOC ,I/O control C" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
group.byte 0x08++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TGIED ,TGR interrupt enable D" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGIEC ,TGR interrupt enable C" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TGIEB ,TGR interrupt enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGR interrupt enable A" "Disabled,Enabled"
|
|
group.byte 0x2C++0x00
|
|
line.byte 0x00 "TSR,Timer Status Register"
|
|
bitfld.byte 0x00 7. " TCFD ,Count direction flag" "Down,Up"
|
|
bitfld.byte 0x00 4. " TCFV ,Overflow flag" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 3. " TGFD ,Input capture/output compare flag D" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGFC ,Input capture/output compare flag C" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 1. " TGFB ,Input capture/output compare flag B" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 0. " TGFA ,Input capture/output compare flag A" "Not occurred,Occurred"
|
|
group.byte 0x38++0x00
|
|
line.byte 0x00 "TBTM,Timer Buffer Operation Transfer Mode Register"
|
|
bitfld.byte 0x00 1. " TTSB ,Timing select B" "Occurred,TCNT cleared"
|
|
bitfld.byte 0x00 0. " TTSA ,Timing select A" "Occurred,TCNT cleared"
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
group.word 0x18++0x04
|
|
line.word 0x00 "TGRA,Timer General Register"
|
|
line.word 0x02 "TGRB,Timer General Register"
|
|
group.word 0x24++0x04
|
|
line.word 0x00 "TGRC,Timer General Register"
|
|
line.word 0x02 "TGRD,Timer General Register"
|
|
group.word 0x72++0x01
|
|
line.word 0x00 "TGRE,Timer General Register"
|
|
group.byte 0x34++0x00
|
|
line.byte 0x00 "TDERA,Timer Dead Time Enable Registers"
|
|
bitfld.byte 0x00 0. " TDER ,Dead time enable" "Not generated,Generated"
|
|
group.byte 0x93++0x00
|
|
line.byte 0x00 "NFCR3,Noise Filter Control Register 3"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Channel 4"
|
|
base ad:0xA006A000
|
|
width 10.
|
|
group.byte 0x01++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA,TGRB,Counter clearing,Disabled,TGRC,TGRD,Counter clearing"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64,PCLKC/256,PCLKC/1024,MTCLKA,MTCLKB"
|
|
if (((per.l(ad:0xA006A000+0x01))&0x7)==(0x00))
|
|
group.byte 0x4D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x01))&0x7)==(0x01))
|
|
group.byte 0x4D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x01))&0x7)==(0x02))
|
|
group.byte 0x4D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x01))&0x7)==(0x03))
|
|
group.byte 0x4D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/64,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x01))&0x7)==(0x04))
|
|
group.byte 0x4D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/256,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x01))&0x7)==(0x05))
|
|
group.byte 0x4D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1024,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x01))&0x7)==(0x06))
|
|
group.byte 0x4D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKA,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
else
|
|
group.byte 0x4D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKB,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
endif
|
|
group.byte 0x03++0x01
|
|
line.byte 0x00 "TMDR1,Timer Mode Register 1"
|
|
bitfld.byte 0x00 5. " BFB ,Buffer Operation B" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 4. " BFA ,Buffer Operation A" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal,,PWM mode 1,?..."
|
|
group.byte 0x06++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control Register H"
|
|
bitfld.byte 0x00 4.--7. " IOB ,I/O control B" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--3. " IOA ,I/O control A" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Register L"
|
|
bitfld.byte 0x01 4.--7. " IOD ,I/O control D" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x01 0.--3. " IOC ,I/O control C" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
group.byte 0x09++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " TTGE2 ,A/D converter start request enable 2" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 3. " TGIED ,TGR interrupt enable D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " TGIEC ,TGR interrupt enable C" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TGIEB ,TGR interrupt enable B" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0. " TGIEA ,TGR interrupt enable A" "Disabled,Enabled"
|
|
group.byte 0x2D++0x00
|
|
line.byte 0x00 "TSR,Timer Status Register"
|
|
bitfld.byte 0x00 7. " TCFD ,Count direction flag" "Down,Up"
|
|
bitfld.byte 0x00 4. " TCFV ,Overflow flag" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 3. " TGFD ,Input capture/output compare flag D" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGFC ,Input capture/output compare flag C" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 1. " TGFB ,Input capture/output compare flag B" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 0. " TGFA ,Input capture/output compare flag A" "Not occurred,Occurred"
|
|
group.byte 0x39++0x00
|
|
line.byte 0x00 "TBTM,Timer Buffer Operation Transfer Mode Register"
|
|
bitfld.byte 0x00 1. " TTSB ,Timing select B" "Occurred,TCNT cleared"
|
|
bitfld.byte 0x00 0. " TTSA ,Timing select A" "Occurred,TCNT cleared"
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
group.word 0x1C++0x03
|
|
line.word 0x00 "TGRA,Timer General Register"
|
|
line.word 0x02 "TGRB,Timer General Register"
|
|
group.word 0x28++0x03
|
|
line.word 0x00 "TGRC,Timer General Register"
|
|
line.word 0x02 "TGRD,Timer General Register"
|
|
group.word 0x74++0x03
|
|
line.word 0x00 "TGRE,Timer General Register"
|
|
line.word 0x02 "TGRF,Timer General Register"
|
|
group.byte 0x94++0x00
|
|
line.byte 0x00 "NFCR4,Noise Filter Control Register 4"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
group.word 0x040++0x01
|
|
line.word 0x00 "TADCR,Timer A/D Converter Start Request Control Register"
|
|
bitfld.word 0x00 14.--15. " BF ,MTU4.TADCOBRA/B transfer timing select" "Not transfered,At crest,Trough,At crest and trough"
|
|
bitfld.word 0x00 7. " UT4AE ,Up-count TRG4AN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " DT4AE ,Down-count TRG4AN enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 5. " UT4BE ,Up-count TRG4BN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " DT4BE ,Down-count TRG4BN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 3. " ITA3AE ,TGIA3 interrupt skipping link enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " ITA4VE ,TCIV4 interrupt skipping link enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " ITB3AE ,TGIA3 interrupt skipping link enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " ITB4VE ,TCIV4 interrupt skipping link enable" "Disabled,Enabled"
|
|
group.word 0x44++0x03
|
|
line.word 0x00 "TADCORA,Timer A/D Converter Start Request Cycle Set Registers"
|
|
line.word 0x02 "TADCORB,Timer A/D Converter Start Request Cycle Set Registers"
|
|
group.word 0x48++0x03
|
|
line.word 0x00 "TADCOBRA,Timer A/D Converter Start Request Cycle Set Buffer Registers"
|
|
line.word 0x02 "TADCOBRB,Timer A/D Converter Start Request Cycle Set Buffer Registers"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Channel 5"
|
|
base ad:0xA006A000
|
|
width 12.
|
|
group.byte 0xA84++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 0.--1. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64"
|
|
group.byte 0xA94++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 0.--1. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64"
|
|
group.byte 0xAA4++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 0.--1. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64"
|
|
if (((per.l(ad:0xA006A000+0xA84))&0x3)==(0x00))
|
|
group.byte 0xA85++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0xA84))&0x7)==(0x01))
|
|
group.byte 0xA85++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0xA84))&0x7)==(0x02))
|
|
group.byte 0xA85++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
else
|
|
group.byte 0xA85++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/64,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
endif
|
|
if (((per.l(ad:0xA006A000+0xA94))&0x3)==(0x00))
|
|
group.byte 0xA95++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0xA94))&0x7)==(0x01))
|
|
group.byte 0xA95++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0xA94))&0x7)==(0x02))
|
|
group.byte 0xA95++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
else
|
|
group.byte 0xA95++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/64,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
endif
|
|
if (((per.l(ad:0xA006A000+0xAA4))&0x3)==(0x00))
|
|
group.byte 0xAA5++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0xAA4))&0x7)==(0x01))
|
|
group.byte 0xAA5++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
elif (((per.l(ad:0xA006A000+0xAA4))&0x7)==(0x02))
|
|
group.byte 0xAA5++0x0
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
else
|
|
group.byte 0xAA5++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/64,PCLKC/2,PCLKC/8,PCLKC/32,PCLKC/256,PCLKC/1024,,MTIOC1A"
|
|
endif
|
|
group.byte 0xA86++0x00
|
|
line.byte 0x00 "TIORU,Timer I/O Control Register U"
|
|
bitfld.byte 0x00 0.--4. " IOA ,I/O control A" "No function,,,,,,,,,,,,,,,,,Rising,Falling,Both,MTU8.TGRC,MTU8.TGRC,MTU8.TGRC,MTU8.TGRC,,At trough,At crest,At trough and crest,,At crest,At trough,At crest and trough"
|
|
group.byte 0xA96++0x00
|
|
line.byte 0x00 "TIORU,Timer I/O Control Register U"
|
|
bitfld.byte 0x00 0.--4. " IOA ,I/O control A" "No function,,,,,,,,,,,,,,,,,Rising,Falling,Both,MTU8.TGRC,MTU8.TGRC,MTU8.TGRC,MTU8.TGRC,,At trough,At crest,At trough and crest,,At crest,At trough,At crest and trough"
|
|
group.byte 0xAA6++0x00
|
|
line.byte 0x00 "TIORU,Timer I/O Control Register U"
|
|
bitfld.byte 0x00 0.--4. " IOA ,I/O control A" "No function,,,,,,,,,,,,,,,,,Rising,Falling,Both,MTU8.TGRC,MTU8.TGRC,MTU8.TGRC,MTU8.TGRC,,At trough,At crest,At trough and crest,,At crest,At trough,At crest and trough"
|
|
group.byte 0xAB6++0x00
|
|
line.byte 0x00 "TCNTCMPCLR,Timer Compare Match Clear Register"
|
|
bitfld.byte 0x00 2. " CMPCLR5U ,TCNT compare clear 5U" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " CMPCLR5V ,TCNT compare clear 5V" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " CMPCLR5W ,TCNT compare clear 5W" "Disabled,Enabled"
|
|
group.byte 0xAB2++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 2. " TGIE5U ,TGR interrupt enable 5U" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TGIE5V ,TGR interrupt enable 5V" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIE5W ,TGR interrupt enable 5W" "Disabled,Enabled"
|
|
group.word 0xA80++0x01
|
|
line.word 0x00 "TCNTU,Timer Counter U"
|
|
group.word 0xA90++0x01
|
|
line.word 0x00 "TCNTV,Timer Counter V"
|
|
group.word 0xAA0++0x01
|
|
line.word 0x00 "TCNTW,Timer Counter W"
|
|
group.word 0xA82++0x01
|
|
line.word 0x00 "TGRU,Timer General Register"
|
|
group.word 0xA92++0x01
|
|
line.word 0x00 "TGRV,Timer General Register"
|
|
group.word 0xAA2++0x01
|
|
line.word 0x00 "TGRW,Timer General Register"
|
|
group.byte 0xAB4++0x00
|
|
line.byte 0x00 "TSTS,Timer Start Register"
|
|
bitfld.byte 0x00 2. " CSTU5 ,Counter start U5" "Stopped,Count operation"
|
|
bitfld.byte 0x00 1. " CSTV5 ,Counter start V5" "Stopped,Count operation"
|
|
bitfld.byte 0x00 0. " CSTW5 ,Counter start W5" "Stopped,Count operation"
|
|
group.byte 0x895++0x00
|
|
line.byte 0x00 "NFCR5,Noise Filter Control Register 5"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 2. " NFWEN ,Noise filter W enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " NFVEN ,Noise filter V enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0. " NFUEN ,Noise filter U enable bit" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Channel 6"
|
|
base ad:0xA006A000
|
|
width 10.
|
|
group.byte 0x800++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA,TGRB,Counter clearing,Disabled,TGRC,TGRD,Counter clearing"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64,PCLKC/256,PCLKC/1024,MTCLKA,MTCLKB"
|
|
if (((per.l(ad:0xA006A000+0x800))&0x7)==(0x00))
|
|
group.byte 0x84C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x800))&0x7)==(0x01))
|
|
group.byte 0x84C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x800))&0x7)==(0x02))
|
|
group.byte 0x84C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x800))&0x7)==(0x03))
|
|
group.byte 0x84C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/64,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x800))&0x7)==(0x04))
|
|
group.byte 0x84C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/256,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x800))&0x7)==(0x05))
|
|
group.byte 0x84C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1024,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x800))&0x7)==(0x06))
|
|
group.byte 0x84C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
else
|
|
group.byte 0x84C++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
endif
|
|
group.byte 0x802++0x01
|
|
line.byte 0x00 "TMDR1,Timer Mode Register 1"
|
|
bitfld.byte 0x00 5. " BFB ,Buffer operation B" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal,,PWM mode 1,PWM mode 2,,,,,Reset-synch. PWN mode,,,,,PWM mode 1,PWM mode 2,PWM mode 3"
|
|
group.byte 0x870++0x00
|
|
line.byte 0x00 "TMDR2B,Timer Mode Registers 2"
|
|
bitfld.byte 0x00 0. " DRS ,Double buffer select" "Disabled,Enabled"
|
|
group.byte 0x804++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control Register H"
|
|
bitfld.byte 0x00 4.--7. " IOB ,I/O control B" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--3. " IOA ,I/O control A" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Register L"
|
|
bitfld.byte 0x01 4.--7. " IOD ,I/O control D" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x01 0.--3. " IOC ,I/O control C" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
group.byte 0x808++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TGIED ,TGR interrupt enable D" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGIEC ,TGR interrupt enable C" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TGIEB ,TGR interrupt enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGR interrupt enable A" "Disabled,Enabled"
|
|
group.byte 0x82C++0x00
|
|
line.byte 0x00 "TSR,Timer Status Register"
|
|
bitfld.byte 0x00 7. " TCFD ,Count direction flag" "Down,Up"
|
|
bitfld.byte 0x00 4. " TCFV ,Overflow flag" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 3. " TGFD ,Input capture/output compare flag D" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGFC ,Input capture/output compare flag C" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 1. " TGFB ,Input capture/output compare flag B" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 0. " TGFA ,Input capture/output compare flag A" "Not occurred,Occurred"
|
|
group.byte 0x838++0x00
|
|
line.byte 0x00 "TBTM,Timer Buffer Operation Transfer Mode Register"
|
|
bitfld.byte 0x00 1. " TTSB ,Timing select B" "Occurred,TCNT cleared"
|
|
bitfld.byte 0x00 0. " TTSA ,Timing select A" "Occurred,TCNT cleared"
|
|
group.byte 0x850++0x00
|
|
line.byte 0x00 "TSYCR,Timer Synchronous Clear Register"
|
|
bitfld.byte 0x00 7. " CE0A ,Clear enable 0A" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " CE0B ,Clear enable 0B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " CE0C ,Clear enable 0C" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 4. " CE0D ,Clear enable 0D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " CE1A ,Clear enable 1A" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " CE1B ,Clear enable 1B" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " CE2A ,Clear enable 2A" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " CE2B ,Clear enable 2B" "Disabled,Enabled"
|
|
group.word 0x810++0x01
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
group.word 0x818++0x03
|
|
line.word 0x00 "TGRA,Timer General Register"
|
|
line.word 0x02 "TGRB,Timer General Register"
|
|
group.word 0x824++0x03
|
|
line.word 0x00 "TGRC,Timer General Register"
|
|
line.word 0x02 "TGRD,Timer General Register"
|
|
group.word 0x872++0x01
|
|
line.word 0x00 "TGRE,Timer General Register"
|
|
group.byte 0x834++0x00
|
|
line.byte 0x00 "TDERB,Timer Dead Time Enable Registers"
|
|
bitfld.byte 0x00 0. " TDER ,Dead time enable" "Not generated,Generated"
|
|
group.byte 0x893++0x00
|
|
line.byte 0x00 "NFCR6,Noise Filter Control Register 6"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Channel 7"
|
|
base ad:0xA006A000
|
|
width 10.
|
|
group.byte 0x801++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA,TGRB,Counter clearing,Disabled,TGRC,TGRD,Counter clearing"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64,PCLKC/256,PCLKC/1024,MTCLKA,MTCLKB"
|
|
if (((per.l(ad:0xA006A000+0x801))&0x7)==(0x00))
|
|
group.byte 0x84D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x801))&0x7)==(0x01))
|
|
group.byte 0x84D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x801))&0x7)==(0x02))
|
|
group.byte 0x84D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x801))&0x7)==(0x03))
|
|
group.byte 0x84D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/64,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x801))&0x7)==(0x04))
|
|
group.byte 0x84D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/256,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x801))&0x7)==(0x05))
|
|
group.byte 0x84D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1024,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x801))&0x7)==(0x06))
|
|
group.byte 0x84D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
else
|
|
group.byte 0x84D++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
endif
|
|
group.byte 0x803++0x00
|
|
line.byte 0x00 "TMDR1,Timer Mode Register 1"
|
|
bitfld.byte 0x00 5. " BFB ,Buffer Operation B" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 4. " BFA ,Buffer Operation A" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal,,PWM mode 1,?..."
|
|
group.byte 0x870++0x00
|
|
line.byte 0x00 "TMDR2B,Timer Mode Register 2"
|
|
bitfld.byte 0x00 0. " DRS ,Double buffer select" "Disabled,Enabled"
|
|
group.byte 0x806++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control Register H"
|
|
bitfld.byte 0x00 4.--7. " IOB ,I/O control B" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--3. " IOA ,I/O control A" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Register L"
|
|
bitfld.byte 0x01 4.--7. " IOD ,I/O control D" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x01 0.--3. " IOC ,I/O control C" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
group.byte 0x809++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " TTGE2 ,A/D converter start request enable 2" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 3. " TGIED ,TGR interrupt enable D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " TGIEC ,TGR interrupt enable C" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TGIEB ,TGR interrupt enable B" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0. " TGIEA ,TGR interrupt enable A" "Disabled,Enabled"
|
|
group.byte 0x82D++0x00
|
|
line.byte 0x00 "TSR,Timer Status Register"
|
|
bitfld.byte 0x00 7. " TCFD ,Count direction flag" "Down,Up"
|
|
bitfld.byte 0x00 4. " TCFV ,Overflow flag" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 3. " TGFD ,Input capture/output compare flag D" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGFC ,Input capture/output compare flag C" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 1. " TGFB ,Input capture/output compare flag B" "Not occurred,Occurred"
|
|
bitfld.byte 0x00 0. " TGFA ,Input capture/output compare flag A" "Not occurred,Occurred"
|
|
group.byte 0x839++0x00
|
|
line.byte 0x00 "TBTM,Timer Buffer Operation Transfer Mode Register"
|
|
bitfld.byte 0x00 1. " TTSB ,Timing select B" "Occurred,TCNT cleared"
|
|
bitfld.byte 0x00 0. " TTSA ,Timing select A" "Occurred,TCNT cleared"
|
|
group.word 0x812++0x01
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
group.word 0x81C++0x03
|
|
line.word 0x00 "TGRA,Timer General Register"
|
|
line.word 0x02 "TGRB,Timer General Register"
|
|
group.word 0x828++0x03
|
|
line.word 0x00 "TGRC,Timer General Register"
|
|
line.word 0x02 "TGRD,Timer General Register"
|
|
group.word 0x874++0x03
|
|
line.word 0x00 "TGRE,Timer General Register"
|
|
line.word 0x02 "TGRF,Timer General Register"
|
|
group.byte 0x894++0x00
|
|
line.byte 0x00 "NFCR7,Noise Filter Control Register 7"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
group.word 0x840++0x01
|
|
line.word 0x00 "TADCR,Timer A/D Converter Start Request Control Register"
|
|
bitfld.word 0x00 14.--15. " BF ,MTU7.TADCOBRA/B transfer timing select" "Not transfered,At crest,Trough,At crest and trough"
|
|
bitfld.word 0x00 7. " UT4AE ,Up-count TRG7AN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " DT4AE ,Down-count TRG7AN enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 5. " UT4BE ,Up-count TRG7BN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " DT4BE ,Down-count TRG7BN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 3. " ITA3AE ,TGIA6 interrupt skipping link enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " ITA4VE ,TCIV7 interrupt skipping link enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " ITB3AE ,TGIA6 interrupt skipping link enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " ITB4VE ,TCIV7 interrupt skipping link enable" "Disabled,Enabled"
|
|
group.word 0x844++0x03
|
|
line.word 0x00 "TADCORA,Timer A/D Converter Start Request Cycle Set Registers"
|
|
line.word 0x02 "TADCORB,Timer A/D Converter Start Request Cycle Set Registers"
|
|
group.word 0x848++0x03
|
|
line.word 0x00 "TADCOBRA,Timer A/D Converter Start Request Cycle Set Buffer Registers"
|
|
line.word 0x02 "TADCOBRB,Timer A/D Converter Start Request Cycle Set Buffer Registers"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Channel 8"
|
|
base ad:0xA006A000
|
|
width 10.
|
|
group.byte 0x400++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA,TGRB,Counter clearing,Disabled,TGRC,TGRD,Counter clearing"
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Clock edge select" "Rising,Falling,Both,Both"
|
|
bitfld.byte 0x00 0.--2. " TPSC ,Time prescaler" "PCLKC/1,PCLKC/4,PCLKC/16,PCLKC/64,PCLKC/256,PCLKC/1024,MTCLKA,MTCLKB"
|
|
if (((per.l(ad:0xA006A000+0x400))&0x7)==(0x00))
|
|
group.byte 0x406++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x400))&0x7)==(0x01))
|
|
group.byte 0x406++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/4,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x400))&0x7)==(0x02))
|
|
group.byte 0x406++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/16,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x400))&0x7)==(0x03))
|
|
group.byte 0x406++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" ",PCLKC/64,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x400))&0x7)==(0x04))
|
|
group.byte 0x406++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/256,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x400))&0x7)==(0x05))
|
|
group.byte 0x406++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "PCLKC/1024,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
elif (((per.l(ad:0xA006A000+0x400))&0x7)==(0x06))
|
|
group.byte 0x406++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKA,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
else
|
|
group.byte 0x406++0x00
|
|
line.byte 0x00 "TCR2,Timer Control Register 2"
|
|
bitfld.byte 0x00 0.--2. " TPSC2 ,Time prescaler 2" "MTCLKB,PCLKC/2,PCLKC/8,PCLKC/32,?..."
|
|
endif
|
|
group.byte 0x401++0x01
|
|
line.byte 0x00 "TMDR1,Timer Mode Register 1"
|
|
bitfld.byte 0x00 5. " BFB ,Buffer Operation B" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 4. " BFA ,Buffer Operation A" "Operates normally,Operates together"
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal,?..."
|
|
group.byte 0x402++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control Register H"
|
|
bitfld.byte 0x00 4.--7. " IOB ,I/O control B" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,,,Both,Both"
|
|
bitfld.byte 0x00 0.--3. " IOA ,I/O control A" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,,,Both,Both"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Register L"
|
|
bitfld.byte 0x01 4.--7. " IOD ,I/O control D" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
bitfld.byte 0x01 0.--3. " IOC ,I/O control C" ",Low,High,Toggle,,Low,High,Toggle,Rising,Falling,Both,Both,Rising,Falling,Both,Both"
|
|
group.byte 0x404++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TGIED ,TGR interrupt enable D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " TGIEC ,TGR interrupt enable C" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGR interrupt enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGR interrupt enable A" "Disabled,Enabled"
|
|
group.long 0x408++0x03
|
|
line.long 0x00 "TCNT,Timer Counter"
|
|
group.long 0x40C++0x0F
|
|
line.long 0x00 "TGRA,Timer General Register"
|
|
line.long 0x04 "TGRB,Timer General Register"
|
|
line.long 0x08 "TGRC,Timer General Register"
|
|
line.long 0x0C "TGRD,Timer General Register"
|
|
group.byte 0x98++0x00
|
|
line.byte 0x00 "NFCR8,Noise Filter Control Register 8"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKC/1,PCLKC/8,PCLKC/32,Clock source"
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter D enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter C enable bit" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter B enable bit" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter A enable bit" "Disabled,Enabled"
|
|
group.word 0x840++0x01
|
|
line.word 0x00 "TADCR,Timer A/D Converter Start Request Control Register"
|
|
bitfld.word 0x00 14.--15. " BF ,MTU7.TADCOBRA/B transfer timing select" "Not transfered,At crest,Trough,At crest and trough"
|
|
bitfld.word 0x00 7. " UT4AE ,Up-count TRG7AN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " DT4AE ,Down-count TRG7AN enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 5. " UT4BE ,Up-count TRG7BN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " DT4BE ,Down-count TRG7BN enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 3. " ITA3AE ,TGIA6 interrupt skipping link enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " ITA4VE ,TCIV7 interrupt skipping link enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " ITB3AE ,TGIA6 interrupt skipping link enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " ITB4VE ,TCIV7 interrupt skipping link enable" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Common"
|
|
base ad:0xA006A000
|
|
width 10.
|
|
group.byte 0x80++0x00
|
|
line.byte 0x00 "TSTRA,Timer Start Register"
|
|
bitfld.byte 0x00 7. " CST4 ,Counter start 4" "Stopped,Count operation"
|
|
bitfld.byte 0x00 6. " CST3 ,Counter start 3" "Stopped,Count operation"
|
|
bitfld.byte 0x00 3. " CST8 ,Counter start 8" "Stopped,Count operation"
|
|
newline
|
|
bitfld.byte 0x00 2. " CST2 ,Counter start 2" "Stopped,Count operation"
|
|
bitfld.byte 0x00 1. " CST1 ,Counter start 1" "Stopped,Count operation"
|
|
bitfld.byte 0x00 0. " CST0 ,Counter start 0" "Stopped,Count operation"
|
|
group.byte 0x880++0x00
|
|
line.byte 0x00 "TSTRB,Timer Start Register"
|
|
bitfld.byte 0x00 7. " CST7 ,Counter start 7" "Stopped,Count operation"
|
|
bitfld.byte 0x00 6. " CST6 ,Counter start 6" "Stopped,Count operation"
|
|
group.byte 0xAB4++0x00
|
|
line.byte 0x00 "TSTR,Timer Start Register"
|
|
bitfld.byte 0x00 2. " CSTU5 ,Counter start U5" "Stopped,Count operation"
|
|
bitfld.byte 0x00 1. " CSTV5 ,Counter start V5" "Stopped,Count operation"
|
|
bitfld.byte 0x00 0. " CSTW5 ,Counter start W5" "Stopped,Count operation"
|
|
group.byte 0x81++0x00
|
|
line.byte 0x00 "TSYRA,Timer Synchronous Register"
|
|
bitfld.byte 0x00 7. " SYNC4 ,Timer synchronous operation 4" "Independently,Synchronous"
|
|
bitfld.byte 0x00 6. " SYNC3 ,Timer synchronous operation 3" "Independently,Synchronous"
|
|
bitfld.byte 0x00 2. " SYNC2 ,Timer synchronous operation 2" "Independently,Synchronous"
|
|
newline
|
|
bitfld.byte 0x00 1. " SYNC1 ,Timer synchronous operation 1" "Independently,Synchronous"
|
|
bitfld.byte 0x00 0. " SYNC0 ,Timer synchronous operation 0" "Independently,Synchronous"
|
|
group.byte 0x881++0x00
|
|
line.byte 0x00 "TSYRB,Timer Synchronous Register"
|
|
bitfld.byte 0x00 7. " SYNC7 ,Timer synchronous operation 7" "Independently,Synchronous"
|
|
bitfld.byte 0x00 6. " SYNC6 ,Timer synchronous operation 6" "Independently,Synchronous"
|
|
group.byte 0x82++0x00
|
|
line.byte 0x00 "TCSYSTR,Timer Counter Synchronous Start Register"
|
|
bitfld.byte 0x00 7. " SCH0 ,Synchronous start 0" "Not specified,Specified"
|
|
bitfld.byte 0x00 6. " SCH1 ,Synchronous start 1" "Not specified,Specified"
|
|
bitfld.byte 0x00 5. " SCH2 ,Synchronous start 2" "Not specified,Specified"
|
|
newline
|
|
bitfld.byte 0x00 4. " SCH3 ,Synchronous start 3" "Not specified,Specified"
|
|
bitfld.byte 0x00 3. " SCH4 ,Synchronous start 4" "Not specified,Specified"
|
|
bitfld.byte 0x00 1. " SCH6 ,Synchronous start 6" "Not specified,Specified"
|
|
newline
|
|
bitfld.byte 0x00 0. " SCH7 ,Synchronous start 7" "Not specified,Specified"
|
|
group.byte 0x84++0x00
|
|
line.byte 0x00 "TRWERA,Timer Read/Write Enable Registers"
|
|
bitfld.byte 0x00 0. " RWE ,Read/Write enable" "Disabled,Enabled"
|
|
group.byte 0x884++0x00
|
|
line.byte 0x00 "TRWERB,Timer Read/Write Enable Registers"
|
|
bitfld.byte 0x00 0. " RWE ,Read/Write enable" "Disabled,Enabled"
|
|
group.byte 0x0A++0x00
|
|
line.byte 0x00 "TOERA,Timer Output Master Enable Register"
|
|
bitfld.byte 0x00 5. " OE4D ,Master enable MTIOC4D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " OE4C ,Master enable MTIOC4C" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " OE3D ,Master enable MTIOC3D" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " OE4B ,Master enable MTIOC4B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " OE4A ,Master enable MTIOC4A" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " OE3B ,Master enable MTIOC3B" "Disabled,Enabled"
|
|
group.byte 0x80A++0x00
|
|
line.byte 0x00 "TOERB,Timer Output Master Enable Register"
|
|
bitfld.byte 0x00 5. " OE7D ,Master enable MTIOC7D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " OE7C ,Master enable MTIOC7C" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " OE6D ,Master enable MTIOC6D" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " OE7B ,Master enable MTIOC7B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " OE7A ,Master enable MTIOC7A" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " OE6B ,Master enable MTIOC6B" "Disabled,Enabled"
|
|
if (((per.b(ad:0xA006A000+0x0E))&0x08)==0x00)
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "TOCR1A,Timer Output Control Register 1"
|
|
bitfld.byte 0x00 6. " PSYE ,PWN synchronous output enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TOCL ,TOC register write protection" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " TOCS ,TOC select" "TOCR1A,TOCR2A"
|
|
newline
|
|
bitfld.byte 0x00 1. " OLSN ,Output level select N" "0,1"
|
|
bitfld.byte 0x00 0. " OLSP ,Output level select P" "0,1"
|
|
else
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "TOCR1A,Timer Output Control Register 1"
|
|
bitfld.byte 0x00 6. " PSYE ,PWN synchronous output enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TOCL ,TOC register write protection" "Disabled,Enabled"
|
|
rbitfld.byte 0x00 2. " TOCS ,TOC select" "TOCR1A,TOCR2A"
|
|
newline
|
|
rbitfld.byte 0x00 1. " OLSN ,Output level select N" "0,1"
|
|
rbitfld.byte 0x00 0. " OLSP ,Output level select P" "0,1"
|
|
endif
|
|
if (((per.b(ad:0xA006A000+0x80E))&0x08)==0x00)
|
|
group.byte 0x80E++0x00
|
|
line.byte 0x00 "TOCR1B,Timer Output Control Register 1"
|
|
bitfld.byte 0x00 6. " PSYE ,PWN synchronous output enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TOCL ,TOC register write protection" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " TOCS ,TOC select" "TOCR1B,TOCR2B"
|
|
newline
|
|
bitfld.byte 0x00 1. " OLSN ,Output level select N" "0,1"
|
|
bitfld.byte 0x00 0. " OLSP ,Output level select P" "0,1"
|
|
else
|
|
group.byte 0x80E++0x00
|
|
line.byte 0x00 "TOCR1B,Timer Output Control Register 1"
|
|
bitfld.byte 0x00 6. " PSYE ,PWN synchronous output enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TOCL ,TOC register write protection" "Disabled,Enabled"
|
|
rbitfld.byte 0x00 2. " TOCS ,TOC select" "TOCR1B,TOCR2B"
|
|
newline
|
|
rbitfld.byte 0x00 1. " OLSN ,Output level select N" "0,1"
|
|
rbitfld.byte 0x00 0. " OLSP ,Output level select P" "0,1"
|
|
endif
|
|
group.byte 0x0F++0x00
|
|
line.byte 0x00 "TOCR2A,Timer Output Control Register 2"
|
|
bitfld.byte 0x00 6.--7. " BF ,TOLBR buffer transfer timing select" "Do not transfer,At crest,At trough,At crest and trough"
|
|
bitfld.byte 0x00 5. " OLS3N ,Output level select 3N" "0,1"
|
|
bitfld.byte 0x00 4. " OLS3P ,Output level select 3P" "0,1"
|
|
newline
|
|
bitfld.byte 0x00 3. " OLS2N ,Output level select 2N" "0,1"
|
|
bitfld.byte 0x00 2. " OLS2P ,Output level select 2P" "0,1"
|
|
bitfld.byte 0x00 1. " OLS1N ,Output level select 1N" "0,1"
|
|
newline
|
|
bitfld.byte 0x00 0. " OLS1P ,Output level select 1P" "0,1"
|
|
group.byte 0x80F++0x00
|
|
line.byte 0x00 "TOCR2B,Timer Output Control Register 2"
|
|
bitfld.byte 0x00 6.--7. " BF ,TOLBR buffer transfer timing select" "Do not transfer,At crest,At trough,At crest and trough"
|
|
bitfld.byte 0x00 5. " OLS3N ,Output level select 3N" "0,1"
|
|
bitfld.byte 0x00 4. " OLS3P ,Output level select 3P" "0,1"
|
|
newline
|
|
bitfld.byte 0x00 3. " OLS2N ,Output level select 2N" "0,1"
|
|
bitfld.byte 0x00 2. " OLS2P ,Output level select 2P" "0,1"
|
|
bitfld.byte 0x00 1. " OLS1N ,Output level select 1N" "0,1"
|
|
newline
|
|
bitfld.byte 0x00 0. " OLS1P ,Output level select 1P" "0,1"
|
|
group.byte 0x36++0x00
|
|
line.byte 0x00 "TOLBRA,Timer Output Level Buffer Register"
|
|
bitfld.byte 0x00 5. " OLS3N ,Output level select 3N" "0,1"
|
|
bitfld.byte 0x00 4. " OLS3P ,Output level select 3P" "0,1"
|
|
bitfld.byte 0x00 3. " OLS2N ,Output level select 2N" "0,1"
|
|
newline
|
|
bitfld.byte 0x00 2. " OLS2P ,Output level select 2P" "0,1"
|
|
bitfld.byte 0x00 1. " OLS1N ,Output level select 1N" "0,1"
|
|
bitfld.byte 0x00 0. " OLS1P ,Output level select 1P" "0,1"
|
|
group.byte 0x836++0x00
|
|
line.byte 0x00 "TOLBRB,Timer Output Level Buffer Register"
|
|
bitfld.byte 0x00 5. " OLS3N ,Output level select 3N" "0,1"
|
|
bitfld.byte 0x00 4. " OLS3P ,Output level select 3P" "0,1"
|
|
bitfld.byte 0x00 3. " OLS2N ,Output level select 2N" "0,1"
|
|
newline
|
|
bitfld.byte 0x00 2. " OLS2P ,Output level select 2P" "0,1"
|
|
bitfld.byte 0x00 1. " OLS1N ,Output level select 1N" "0,1"
|
|
bitfld.byte 0x00 0. " OLS1P ,Output level select 1P" "0,1"
|
|
group.byte 0x0D++0x00
|
|
line.byte 0x00 "TGCRA,Timer Gate Control Register A"
|
|
bitfld.byte 0x00 6. " BDC ,Brushless DC motor" "Ordinary,Effective"
|
|
bitfld.byte 0x00 5. " N ,Negative-phase output N control" "Level,Reset-synchronized PWM"
|
|
bitfld.byte 0x00 4. " P ,Positive-phase output P control" "Level,Reset-synchronized PWM"
|
|
newline
|
|
bitfld.byte 0x00 3. " FB ,External feedback signal enable" "External input,Software"
|
|
bitfld.byte 0x00 2. " WF ,Output phase switch" "0,1"
|
|
bitfld.byte 0x00 1. " VF ,Output phase switch" "0,1"
|
|
newline
|
|
bitfld.byte 0x00 0. " UF ,Output phase switch" "0,1"
|
|
rgroup.word 0x20++0x01
|
|
line.word 0x00 "TCNTSA,Timer Subcounter"
|
|
rgroup.word 0x820++0x01
|
|
line.word 0x00 "TCNTSB,Timer Subcounter"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "TCDRA,Timer Cycle Data Register"
|
|
group.word 0x814++0x01
|
|
line.word 0x00 "TCDRB,Timer Cycle Data Register"
|
|
group.word 0x22++0x01
|
|
line.word 0x00 "TCBRA,Timer Cycle Buffer Register"
|
|
group.word 0x822++0x01
|
|
line.word 0x00 "TCBRB,Timer Cycle Buffer Register"
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "TDDRA,Timer Dead Time Data Register"
|
|
group.word 0x816++0x01
|
|
line.word 0x00 "TDDRB,Timer Dead Time Data Register"
|
|
group.word 0x34++0x01
|
|
line.word 0x00 "TDERA,Timer Dead Time Enable Register"
|
|
group.word 0x834++0x01
|
|
line.word 0x00 "TDERB,Timer Dead Time Enable Register"
|
|
group.word 0x32++0x01
|
|
line.word 0x00 "TBTERA,Timer Buffer Transfer Set Register"
|
|
bitfld.word 0x00 0.--1. " BTE ,Buffer transfer disable and interrupt skipping link setting" "Enabled,Disabled,Linked,?..."
|
|
group.word 0x832++0x01
|
|
line.word 0x00 "TBTERB,Timer Buffer Transfer Set Register"
|
|
bitfld.word 0x00 0.--1. " BTE ,Buffer transfer disable and interrupt skipping link setting" "Enabled,Disabled,Linked,?..."
|
|
group.byte 0x60++0x00
|
|
line.byte 0x00 "TWCRA,Timer Waveform Control Register"
|
|
bitfld.byte 0x00 7. " CCE ,Compare match clear enable" "Not cleared,Cleared"
|
|
bitfld.byte 0x00 0. " WRE ,Waveform retain enable" "Output,Inhibited"
|
|
group.byte 0x860++0x00
|
|
line.byte 0x00 "TWCRB,Timer Waveform Control Register"
|
|
bitfld.byte 0x00 7. " CCE ,Compare match clear enable" "Not cleared,Cleared"
|
|
bitfld.byte 0x00 1. " SCC ,Synchronous clearing control" "Enabled,Disabled"
|
|
bitfld.byte 0x00 0. " WRE ,Waveform retain enable" "Output,Inhibited"
|
|
group.byte 0x3A++0x00
|
|
line.byte 0x00 "TITMRA,Timer Interrupt Skipping Mode Register"
|
|
bitfld.byte 0x00 0. " TITM ,Interrupt skipping function select" "Function 1,Function 2"
|
|
group.byte 0x83A++0x00
|
|
line.byte 0x00 "TITMRA,Timer Interrupt Skipping Mode Register"
|
|
bitfld.byte 0x00 0. " TITM ,Interrupt skipping function select" "Function 1,Function 2"
|
|
group.byte 0x30++0x00
|
|
line.byte 0x00 "TITCR1A,Timer Interrupt Skipping Set Register 1"
|
|
bitfld.byte 0x00 7. " T3AEN ,TGIA3 interrupt skipping function enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4.--6. " T3ACOR ,TGIA3 interrupt skipping count setting" "Not skipped,1,2,3,4,5,6,7"
|
|
bitfld.byte 0x00 3. " T4VEN ,TCIV4 interrupt skipping function enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0.--2. " T4VCOR ,TCIV4 interrupt skipping count setting" "Not skipped,1,2,3,4,5,6,7"
|
|
group.byte 0x830++0x00
|
|
line.byte 0x00 "TITCR1B,Timer Interrupt Skipping Set Register 1"
|
|
bitfld.byte 0x00 7. " T6AEN ,TGIA6 interrupt skipping function enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4.--6. " T6ACOR ,TGIA6 interrupt skipping count setting" "Not skipped,1,2,3,4,5,6,7"
|
|
bitfld.byte 0x00 3. " T7VEN ,TCIV7 interrupt skipping function enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0.--2. " T7VCOR ,TCIV7 interrupt skipping count setting" "Not skipped,1,2,3,4,5,6,7"
|
|
rgroup.byte 0x31++0x00
|
|
line.byte 0x00 "TITCNT1A,Timer Interrupt Skipping Counters 1"
|
|
bitfld.byte 0x00 4.--6. " T3ACNT ,TGIA3 interrupt counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.byte 0x00 0.--2. " T4VCNT ,TCIV4 interrupt counter" "0,1,2,3,4,5,6,7"
|
|
rgroup.byte 0x831++0x00
|
|
line.byte 0x00 "TITCNT1B,Timer Interrupt Skipping Counters 1"
|
|
bitfld.byte 0x00 4.--6. " T6ACNT ,TGIA6 interrupt counter" "0,1,2,3,4,5,6,7"
|
|
bitfld.byte 0x00 0.--2. " T7VCNT ,TCIV7 interrupt counter" "0,1,2,3,4,5,6,7"
|
|
rgroup.byte 0x3B++0x00
|
|
line.byte 0x00 "TITCR2A,Timer Interrupt Skipping Counters 2"
|
|
bitfld.byte 0x00 0.--2. " TRG4COR ,TRG4AN/BN interrupt skipping count setting" "0,1,2,3,4,5,6,7"
|
|
rgroup.byte 0x83B++0x00
|
|
line.byte 0x00 "TITCR2B,Timer Interrupt Skipping Counters 2"
|
|
bitfld.byte 0x00 0.--2. " TRG7COR ,TRG7AN/BN interrupt skipping count setting" "0,1,2,3,4,5,6,7"
|
|
rgroup.byte 0x3C++0x00
|
|
line.byte 0x00 "TITCNT2A,Timer Interrupt Skipping Counters 2"
|
|
bitfld.byte 0x00 0.--2. " TRG4CNT ,TRG4AN/BN interrupt counter" "0,1,2,3,4,5,6,7"
|
|
rgroup.byte 0x83C++0x00
|
|
line.byte 0x00 "TITCNT2B,Timer Interrupt Skipping Counters 2"
|
|
bitfld.byte 0x00 0.--2. " TRG7CNT ,TRG7AN/BN interrupt counter" "0,1,2,3,4,5,6,7"
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree "POE3 (Port Output Enable 3)"
|
|
base ad:0xA0080800
|
|
width 9.
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "ICSR1,Input Level Control/Status Register 1"
|
|
bitfld.word 0x00 12. " POE0F ,POE0 flag" "Hi-Z not requested,Hi-Z requested"
|
|
bitfld.word 0x00 8. " PIE1 ,Port interrupt enable 1" "Disabled,Enabled"
|
|
bitfld.word 0x00 0.--1. " POE0M ,POE0 mode select" "Falling edge,Sampled at PCLKD/4,Sampled at PCLKD/16,Sampled at PCLKD/128"
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "ICSR2,Input Level Control/Status Register 2"
|
|
bitfld.word 0x00 12. " POE4F ,POE4 flag" "Hi-Z not requested,Hi-Z requested"
|
|
bitfld.word 0x00 8. " PIE2 ,Port interrupt enable 2" "Disabled,Enabled"
|
|
bitfld.word 0x00 0.--1. " POE4M ,POE4 mode select" "Falling edge,Sampled at PCLKD/4,Sampled at PCLKD/16,Sampled at PCLKD/128"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "ICSR3,Input Level Control/Status Register 3"
|
|
bitfld.word 0x00 12. " POE8F ,POE8 flag" "Hi-Z not requested,Hi-Z requested"
|
|
bitfld.word 0x00 9. " POE8E ,POE8 High-impedance enable" "No Hi-Z state,Hi-Z state"
|
|
bitfld.word 0x00 8. " PIE3 ,Port interrupt enable 3" "Disabled,Enabled"
|
|
bitfld.word 0x00 0.--1. " POE8M ,POE8 mode select" "Falling edge,Sampled at PCLKD/4,Sampled at PCLKD/16,Sampled at PCLKD/128"
|
|
group.word 0x16++0x03
|
|
line.word 0x00 "ICSR4,Input Level Control/Status Register 4"
|
|
bitfld.word 0x00 12. " POE10F ,POE10 flag" "Hi-Z not requested,Hi-Z requested"
|
|
bitfld.word 0x00 9. " POE10E ,POE10 High-impedance enable" "No Hi-Z state,Hi-Z state"
|
|
bitfld.word 0x00 8. " PIE4 ,Port interrupt enable 4" "Disabled,Enabled"
|
|
bitfld.word 0x00 0.--1. " POE10M ,POE10 mode select" "Falling edge,Sampled at PCLKD/4,Sampled at PCLKD/16,Sampled at PCLKD/128"
|
|
line.word 0x02 "ICSR5,Input Level Control/Status Register 5"
|
|
bitfld.word 0x02 12. " POE10F ,POE10 flag" "Hi-Z not requested,Hi-Z requested"
|
|
bitfld.word 0x02 9. " POE10E ,POE10 High-impedance enable" "No Hi-Z state,Hi-Z state"
|
|
bitfld.word 0x02 8. " PIE4 ,Port interrupt enable 4" "Disabled,Enabled"
|
|
bitfld.word 0x02 0.--1. " POE10M ,POE10 mode select" "Falling edge,Sampled at PCLKD/4,Sampled at PCLKD/16,Sampled at PCLKD/128"
|
|
group.word 0x1C++0x01
|
|
line.word 0x00 "ICSR6,Input Level Control/Status Register 6"
|
|
bitfld.word 0x00 12. " OSTSTF ,OSTST high-impedance flag" "Not generated,Generated"
|
|
bitfld.word 0x00 9. " OSTSTE ,OSTST high-impedance enable" "Disabled,Enabled"
|
|
group.word 0x02++0x01
|
|
line.word 0x00 "OCSR1,Output Level Control/Status Register 1"
|
|
bitfld.word 0x00 15. " OSF1 ,Output short flag 1" "Not simultaneously,Simultaneously"
|
|
bitfld.word 0x00 9. " OCE1 ,Output short high-impedance enable 1" "No Hi-Z state,Hi-Z state"
|
|
bitfld.word 0x00 8. " OIE1 ,Output short interrupt enable 1" "Disabled,Enabled"
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "OCSR2,Output Level Control/Status Register 2"
|
|
bitfld.word 0x00 15. " OSF2 ,Output short flag 2" "Not simultaneously,Simultaneously"
|
|
bitfld.word 0x00 9. " OCE2 ,Output short high-impedance enable 2" "No Hi-Z state,Hi-Z state"
|
|
bitfld.word 0x00 8. " OIE2 ,Output short interrupt enable 2" "Disabled,Enabled"
|
|
group.word 0x1A++0x01
|
|
line.word 0x00 "ALR1,Active Level Setting Register 1"
|
|
bitfld.word 0x00 7. " OLSEN ,Active level setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " OLSG2B ,MTIOC4D/GTIOC2B active level setting" "Active low,Active high"
|
|
bitfld.word 0x00 4. " OLSG2A ,MTIOC4B/GTIOC2A active level setting" "Active low,Active high"
|
|
bitfld.word 0x00 3. " OLSG1B ,MTIOC4C/GTIOC1B active level setting" "Active low,Active high"
|
|
newline
|
|
bitfld.word 0x00 2. " OLSG1A ,MTIOC4A/GTIOC1A active level setting" "Active low,Active high"
|
|
bitfld.word 0x00 1. " OLSG0B ,MTIOC3D/GTIOC0B active level setting" "Active low,Active high"
|
|
bitfld.word 0x00 0. " OLSG0A ,MTIOC3B/GTIOC0A active level setting" "Active low,Active high"
|
|
group.byte 0x0A++0x01
|
|
line.byte 0x00 "SPOER,Software Port Output Enable Register"
|
|
bitfld.byte 0x00 4. " GPT3HIZ ,GPT3 output high-impedance enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " MTUCH0HIZ ,MTU0 output High-impedance enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " MTUCH67HIZ ,MTU6 and MTU7 output high-impedance enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " MTUCH34HIZ ,MTU3/MTU4/GPT0/GPT1/GPT2 output high-impedance enable" "Disabled,Enabled"
|
|
line.byte 0x01 "POECR1,Port Output Enable Control Register 1"
|
|
bitfld.byte 0x01 3. " MTU0DZE ,MTIOC0D High-impedance enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 2. " MTU0CZE ,MTIOC0C High-impedance enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 1. " MTU0BZE ,MTIOC0B High-impedance enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " MTU0AZE ,MTIOC0A High-impedance enable" "Disabled,Enabled"
|
|
group.word 0x0C++0x09
|
|
line.word 0x00 "POECR2,Port Output Enable Control Register 2"
|
|
bitfld.word 0x00 10. " MTU3BDZE ,MTIOC3B/3D and GTIOC0A/0B High-impedance enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 9. " MTU4ACZE ,MTIOC4A/4C and GTIOC1A/1B High-impedance enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " MTU4BDZE ,MTIOC4B/4D and GTIOC2A/2B High-impedance enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " MTU68DZE ,MTIOC6B/6D High-impedance enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 1. " MTU7ACZE ,MTIOC7A/7C High-impedance enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " MTU7BDZE ,MTIOC7B/7D High-impedance enable" "Disabled,Enabled"
|
|
line.word 0x02 "POECR3,Port Output Enable Control Register 3"
|
|
bitfld.word 0x02 9. " GPT3ABZE ,GTIOC3A.3B High-impedance enable" "Disabled,Enabled"
|
|
line.word 0x04 "POECR4,Port Output Enable Control Register 4"
|
|
bitfld.word 0x04 13. " IC5ADDMT67ZE ,MTU6 and MTU7 High-impedance POE10F add" "Not added,Added"
|
|
bitfld.word 0x04 12. " IC4ADDMT67ZE ,MTU6 and MTU7 High-impedance POE10F add" "Not added,Added"
|
|
bitfld.word 0x04 11. " IC3ADDMT67ZE ,MTU6 and MTU7 High-impedance POE8F add" "Not added,Added"
|
|
bitfld.word 0x04 9. " IC1ADDMT67ZE ,MTU6 and MTU7 High-impedance POE0F add" "Not added,Added"
|
|
newline
|
|
bitfld.word 0x04 5. " IC5ADDMT34ZE ,MTU3 and MTU4 High-impedance POE10F add" "Not added,Added"
|
|
bitfld.word 0x04 4. " IC5ADDMT34ZE ,MTU3 and MTU4 High-impedance POE10F add" "Not added,Added"
|
|
bitfld.word 0x04 3. " IC5ADDMT34ZE ,MTU3 and MTU4 High-impedance POE8F add" "Not added,Added"
|
|
bitfld.word 0x04 2. " IC5ADDMT34ZE ,MTU3 and MTU4 High-impedance POE4F add" "Not added,Added"
|
|
line.word 0x06 "POECR5,Port Output Enable Control Register 5"
|
|
bitfld.word 0x06 5. " IC5ADDMT0ZE ,MTU0 High-impedance POE10F add" "Not added,Added"
|
|
bitfld.word 0x06 4. " IC4ADDMT0ZE ,MTU0 High-impedance POE10F add" "Not added,Added"
|
|
bitfld.word 0x06 2. " IC2ADDMT0ZE ,MTU0 High-impedance POE4F add" "Not added,Added"
|
|
bitfld.word 0x06 1. " IC1ADDMT0ZE ,MTU0 High-impedance POE0F add" "Not added,Added"
|
|
line.word 0x08 "POECR6,Port Output Enable Control Register 6"
|
|
bitfld.word 0x08 12. " IC4ADDGPT3ZE ,GPT3 High-impedance POE10F add" "Not added,Added"
|
|
bitfld.word 0x08 11. " IC3ADDGPT3ZE ,GPT3 High-impedance POE8F add" "Not added,Added"
|
|
bitfld.word 0x08 10. " IC2ADDGPT3ZE ,GPT3 High-impedance POE4F add" "Not added,Added"
|
|
bitfld.word 0x08 9. " IC1ADDGPT3ZE ,GPT3 High-impedance POE0F add" "Not added,Added"
|
|
group.byte 0x23++0x05
|
|
line.byte 0x00 "G3SELR,GPT3 Pin Select Register"
|
|
bitfld.byte 0x00 4.--7. " G3BSE: ,GPT3-B pin select" "PA7,,,,P67,?..."
|
|
bitfld.byte 0x00 0.--3. " G3ASE: ,GPT3-A pin select" "PA6,,,,P66,?..."
|
|
line.byte 0x01 "M0SELR1,MTU0 Pin Select Register 1"
|
|
bitfld.byte 0x01 4.--7. " M0BSEL ,MTU0-B pin select" "PP3,PE4,?..."
|
|
bitfld.byte 0x01 0.--3. " M0ASEL ,MTU0-A pin select" "PE6,,PP4,?..."
|
|
line.byte 0x02 "M0SELR2,MTU0 Pin Select Register 2"
|
|
bitfld.byte 0x02 4.--7. " M0DSEL ,MTU0-D pin select" "PE3,,PP1,?..."
|
|
bitfld.byte 0x02 0.--3. " M0CSEL ,MTU0-C pin select" "PE5,,PP2,?..."
|
|
line.byte 0x03 "M3SELR,MTU3 Pin Select Register"
|
|
bitfld.byte 0x03 4.--7. " M3DSEL ,MTU3-D pin select" ",P15,,PF6,,PA1,?..."
|
|
bitfld.byte 0x03 0.--3. " M3BSEL ,MTU3-B pin select" ",P16,PB7,PA2,?..."
|
|
line.byte 0x04 "M4SELR1,MTU4 Pin Select Register 1"
|
|
bitfld.byte 0x04 4.--7. " M4CSEL ,MTU4-C/GPT channel 1-B pin select" ",P77,,P87,,P13,?..."
|
|
bitfld.byte 0x04 0.--3. " M4ASEL ,MTU4-A/GPT channel 1-A pin select" ",PA0,,PF5,,P14,?..."
|
|
line.byte 0x05 "M4SELR2,MTU4 Pin Select Register 2"
|
|
bitfld.byte 0x05 4.--7. " M4DSEL ,MTU4-D/GPT channel 2-B pin select" ",P75,,PD7,,P11,?..."
|
|
bitfld.byte 0x05 0.--3. " M4BSEL ,MTU4-B/GPT channel 2-A pin select" ",P86,,P76,,P12,?..."
|
|
width 0x0B
|
|
tree.end
|
|
tree "GPTa (General PWM Timer)"
|
|
base ad:0xA006C000
|
|
width 8.
|
|
tree "Common"
|
|
group.word 0x00++0x11
|
|
line.word 0x00 "GTSTR,General PWM Timer Software Start Register"
|
|
bitfld.word 0x00 3. " CST3 ,GPT3.GTCNT count start" "Stopped,Performed"
|
|
bitfld.word 0x00 2. " CST2 ,GPT2.GTCNT count start" "Stopped,Performed"
|
|
bitfld.word 0x00 1. " CST1 ,GPT1.GTCNT count start" "Stopped,Performed"
|
|
newline
|
|
bitfld.word 0x00 0. " CST0 ,GPT0.GTCNT count start" "Stopped,Performed"
|
|
line.word 0x02 "NFCR,Noise Filter Control Register"
|
|
bitfld.word 0x02 14.--15. " NFCS3 ,GPT3 noise filter sampling clock select" "PCLKC/1,PCLKC/4,PCLKC/32,Source"
|
|
bitfld.word 0x02 12.--13. " NFCS2 ,GPT2 noise filter sampling clock select" "PCLKC/1,PCLKC/4,PCLKC/32,Source"
|
|
bitfld.word 0x02 10.--11. " NFCS1 ,GPT1 noise filter sampling clock select" "PCLKC/1,PCLKC/4,PCLKC/32,Source"
|
|
newline
|
|
bitfld.word 0x02 8.--9. " NFCS0 ,GPT0 noise filter sampling clock select" "PCLKC/1,PCLKC/4,PCLKC/32,Source"
|
|
bitfld.word 0x02 7. " NFB3EN ,Noise filter 3B enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6. " NFA3EN ,Noise filter 3A enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 5. " NFB2EN ,Noise filter 2B enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " NFA2EN ,Noise filter 2A enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " NFB1EN ,Noise filter 1B enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " NFA1EN ,Noise filter 1A enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " NFB0EN ,Noise filter 0B enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " NFA0EN ,Noise filter 0A enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTHSCR,General PWM Timer Hardware Source Start/Stop Control Register"
|
|
bitfld.word 0x04 14.--15. " CPHW3 ,GPT3.GTCNT hardware source count stop" "Not started,Rising edge,Falling edge,Both edges"
|
|
bitfld.word 0x04 12.--13. " CPHW2 ,GPT2.GTCNT hardware source count stop" "Not started,Rising edge,Falling edge,Both edges"
|
|
bitfld.word 0x04 10.--11. " CPHW1 ,GPT1.GTCNT hardware source count stop" "Not started,Rising edge,Falling edge,Both edges"
|
|
newline
|
|
bitfld.word 0x04 8.--9. " CPHW0 ,GPT0.GTCNT hardware source count stop" "Not started,Rising edge,Falling edge,Both edges"
|
|
bitfld.word 0x04 6.--7. " CSHW3 ,GPT3.GTCNT hardware source count start" "Not started,Rising edge,Falling edge,Both edges"
|
|
bitfld.word 0x04 4.--5. " CSHW2 ,GPT2.GTCNT hardware source count start" "Not started,Rising edge,Falling edge,Both edges"
|
|
newline
|
|
bitfld.word 0x04 2.--3. " CSHW1 ,GPT1.GTCNT hardware source count start" "Not started,Rising edge,Falling edge,Both edges"
|
|
bitfld.word 0x04 0.--1. " CSHW0 ,GPT0.GTCNT hardware source count start" "Not started,Rising edge,Falling edge,Both edges"
|
|
line.word 0x06 "GTHCCR,General PWM Timer Hardware Source Clear Control Register"
|
|
bitfld.word 0x06 11. " CCSW3 ,GPT3.GTCNT counter clear" "No action,Cleared"
|
|
bitfld.word 0x06 10. " CCSW2 ,GPT2.GTCNT counter clear" "No action,Cleared"
|
|
bitfld.word 0x06 9. " CCSW1 ,GPT1.GTCNT counter clear" "No action,Cleared"
|
|
newline
|
|
bitfld.word 0x06 8. " CCSW0 ,GPT0.GTCNT counter clear" "No action,Cleared"
|
|
bitfld.word 0x06 6.--7. " CCHW3 ,GPT3.GTCNT hardware source counter clear" "Not cleared,Rising edge,Falling edge,Both edges"
|
|
bitfld.word 0x06 4.--5. " CCHW2 ,GPT2.GTCNT hardware source counter clear" "Not cleared,Rising edge,Falling edge,Both edges"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCHW1 ,GPT1.GTCNT hardware source counter clear" "Not cleared,Rising edge,Falling edge,Both edges"
|
|
bitfld.word 0x06 0.--1. " CCHW0 ,GPT0.GTCNT hardware source counter clear" "Not cleared,Rising edge,Falling edge,Both edges"
|
|
line.word 0x08 "GTHSSR,General PWM Timer Hardware Start Source Select Register"
|
|
bitfld.word 0x08 12.--15. " CSHSL3 ,GPT3.GTCNT hardware counter start source select" ",,,,,,,,GTIOC3A,GTIOC3B,,,GTETRG,?..."
|
|
bitfld.word 0x08 8.--11. " CSHSL2 ,GPT2.GTCNT hardware counter start source select" ",,,,,,,,GTIOC3A,GTIOC3B,GTIOC3A_out,GTIOC3B_out,GTETRG,?..."
|
|
bitfld.word 0x08 4.--7. " CSHSL1 ,GPT1.GTCNT hardware counter start source select" ",,,,,,,,GTIOC3A,GTIOC3B,GTIOC3A_out,GTIOC3B_out,GTETRG,?..."
|
|
newline
|
|
bitfld.word 0x08 0.--3. " CSHSL0 ,GPT0.GTCNT hardware counter start source select" ",,,,,,,,GTIOC3A,GTIOC3B,GTIOC3A_out,GTIOC3B_out,GTETRG,?..."
|
|
line.word 0x0A "GTHPSR,General PWM Timer Hardware Stop/Clear Source Select Register"
|
|
bitfld.word 0x0A 12.--15. " CSHPL3 ,GPT3.GTCNT hardware counter stop/clear source select" ",,,,,,,,GTIOC3A,GTIOC3B,,,GTETRG,?..."
|
|
bitfld.word 0x0A 8.--11. " CSHPL2 ,GPT2.GTCNT hardware counter stop/clear source select" ",,,,,,,,GTIOC3A,GTIOC3B,GTIOC3A_out,GTIOC3B_out,GTETRG,?..."
|
|
bitfld.word 0x0A 4.--7. " CSHPL1 ,GPT1.GTCNT hardware counter stop/clear source select" ",,,,,,,,GTIOC3A,GTIOC3B,GTIOC3A_out,GTIOC3B_out,GTETRG,?..."
|
|
newline
|
|
bitfld.word 0x0A 0.--3. " CSHPL0 ,GPT0.GTCNT hardware counter stop/clear source select" ",,,,,,,,GTIOC3A,GTIOC3B,GTIOC3A_out,GTIOC3B_out,GTETRG,?..."
|
|
line.word 0x0C "GTWP,General PWM Timer Write-Protection Register"
|
|
bitfld.word 0x0C 3. " WP3 ,GPT3 register write disable" "No,Yes"
|
|
bitfld.word 0x0C 2. " WP2 ,GPT2 register write disable" "No,Yes"
|
|
bitfld.word 0x0C 1. " WP1 ,GPT1 register write disable" "No,Yes"
|
|
newline
|
|
bitfld.word 0x0C 0. " WP0 ,GPT0 register write disable" "No,Yes"
|
|
line.word 0x0E "GTSYNC,General PWM Timer Sync Register"
|
|
bitfld.word 0x0E 12.--13. " SYNC3 ,GPT3.GTCNT counter synchronized-clear source select" "GPT0,GPT1,GPT2,Not performed"
|
|
bitfld.word 0x0E 8.--9. " SYNC2 ,GPT2.GTCNT counter synchronized-clear source select" "GPT0,GPT1,Not performed,GPT3"
|
|
bitfld.word 0x0E 4.--5. " SYNC1 ,GPT1.GTCNT counter synchronized-clear source select" "GPT0,Not performed,GPT2,GPT3"
|
|
newline
|
|
bitfld.word 0x0E 0.--1. " SYNC0 ,GPT0.GTCNT counter synchronized-clear source select" "Not performed,GPT1,GPT2,GPT3"
|
|
line.word 0x10 "GTEINT,General PWM Timer External Trigger Input Interrupt Register"
|
|
bitfld.word 0x10 15. " GTETRGEN ,GTETRG noise filter enable" "Disabled,Enabled"
|
|
bitfld.word 0x10 13.--14. " GTENFCS ,GTETRG noise filter sampling clock select" "PCLKC/1,PCLKC/2,PCLKC/4,PCLKC/32"
|
|
bitfld.word 0x10 1. " ETINEN ,External trigger falling input interrupt request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x10 0. " ETIPEN ,External trigger rising input interrupt request enable" "Disabled,Enabled"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "GTBDR,General PWM Timer Buffer Operation Disable Register"
|
|
bitfld.word 0x00 15. " BD33 ,GPT3.GTDV buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 14. " BD32 ,GPT3.GTADTR buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 13. " BD31 ,GPT3.GTPR buffer operation disable" "No,Yes"
|
|
newline
|
|
bitfld.word 0x00 12. " BD30 ,GPT3.GTCCR buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 11. " BD23 ,GPT2.GTDV buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 10. " BD22 ,GPT2.GTADTR buffer operation disable" "No,Yes"
|
|
newline
|
|
bitfld.word 0x00 9. " BD21 ,GPT2.GTPR buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 8. " BD20 ,GPT2.GTCCR buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 7. " BD13 ,GPT1.GTDV buffer operation disable" "No,Yes"
|
|
newline
|
|
bitfld.word 0x00 6. " BD12 ,GPT1.GTADTR buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 5. " BD11 ,GPT1.GTPR buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 4. " BD10 ,GPT1.GTCCR buffer operation disable" "No,Yes"
|
|
newline
|
|
bitfld.word 0x00 3. " BD03 ,GPT0.GTDV buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 2. " BD02 ,GPT0.GTADTR buffer operation disable" "No,Yes"
|
|
bitfld.word 0x00 1. " BD01 ,GPT0.GTPR buffer operation disable" "No,Yes"
|
|
newline
|
|
bitfld.word 0x00 0. " BD00 ,GPT0.GTCCR buffer operation disable" "No,Yes"
|
|
group.word 0x18++0x01
|
|
line.word 0x00 "GTSWP,General PWM Timer Start Write-Protection Register"
|
|
bitfld.word 0x00 3. " SWP3 ,GTSTR.CST3 bit write disable" "No,Yes"
|
|
bitfld.word 0x00 2. " SWP2 ,GTSTR.CST2 bit write disable" "No,Yes"
|
|
bitfld.word 0x00 1. " SWP1 ,GTSTR.CST1 bit write disable" "No,Yes"
|
|
newline
|
|
bitfld.word 0x00 0. " SWP0 ,GTSTR.CST0 bit write disable" "No,Yes"
|
|
tree.end
|
|
width 11.
|
|
tree "Channel 0"
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x01)==0x01)
|
|
rgroup.word 0x100++0x07
|
|
line.word 0x00 "GTIOR,General PWM Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " OBHLD ,Output retain at GTIOC0B pin count start/stop" "Depends on register settings,Retained at start/stop"
|
|
bitfld.word 0x00 14. " OBDFLT ,Output value at GTIOC0B pin count stop" "Low,High"
|
|
bitfld.word 0x00 13. " GTIOB[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 12. " GTIOB[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 10.--11. " GTIOB[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 8.--9. " GTIOB[1:0] ,Output at GTTCRB compare match/Input capture" "Retained,Low,High,Toggled"
|
|
newline
|
|
bitfld.word 0x00 7. " OAHLD ,Output retain at GTIOC0A pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 6. " OADFLT ,Output value at GTIOC0A pin count stop" "Low,High"
|
|
bitfld.word 0x00 5. " GTIOA[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 4. " GTIOA[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 2.--3. " GTIOA[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 0.--1. " GTIOA[1:0] ,Output at GTTCRA compare match/Input capture" "Retained,Low,High,Toggled"
|
|
line.word 0x02 "GTINTAD,General PWM Timer Interrupt Output Setting Register"
|
|
bitfld.word 0x02 15. " ADTRBDEN ,GTADTRB compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 14. " ADTRBUEN ,GTADTRB compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 13. " ADTRADEN ,GTADTRA compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 12. " ADTRAUEN ,GTADTRA compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 11. " EINT ,Dead time error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6.--7. " GTINTPR ,GTPR compare match interrupt enable - Saw wave mode/Triangle wave mode" "Disabled,Overflows/At crests,Under flows/At troughs,Both/Both"
|
|
newline
|
|
bitfld.word 0x02 5. " GTINTF ,GTCCRF compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " GTINTE ,GTCCRE compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " GTINTD ,GTCCRD compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " GTINTC ,GTCCRC compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " GTINTB ,GTCCRB compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " GTINTA ,GTCCRA compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTCR,General PWM Timer Control Register"
|
|
bitfld.word 0x04 12.--13. " CCLR ,Counter clear source select" "None,GTCCRA,GTCCRB,Counter clearing"
|
|
bitfld.word 0x04 8.--9. " TPCS ,Timer prescaler select" "PCLKC,PCLKC/2,PCLKC/4,PCLKC/8"
|
|
bitfld.word 0x04 0.--2. " MD ,Mode select" "Saw PWM,Saw one-shot,,,Triangle PWM1,Triangle PWM2,Triangle PWM3,?..."
|
|
line.word 0x06 "GTBER,General PWM Timer Buffer Enable Register"
|
|
bitfld.word 0x06 14. " ADTDB ,GTADTRB double buffer operation" "Single,Double"
|
|
bitfld.word 0x06 12.--13. " ADTTB ,GTADTRB buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
bitfld.word 0x06 10. " ADTDA ,GTADTRA double buffer operation" "Single,Double"
|
|
newline
|
|
bitfld.word 0x06 8.--9. " ADTTA ,GTADTRA buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
eventfld.word 0x06 6. " CCRSWT ,GTCCRA/B forcible buffer operation" "No action,Forced transfer"
|
|
bitfld.word 0x06 4.--5. " PR ,GTPR buffer operation" "Not performed,Single,Double,Double"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCRB ,GTCCRB buffer operation" "Not performed,Single,Double,Double"
|
|
bitfld.word 0x06 0.--1. " CCRA ,GTCCRA buffer operation" "Not performed,Single,Double,Double"
|
|
else
|
|
group.word 0x100++0x07
|
|
line.word 0x00 "GTIOR,General PWM Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " OBHLD ,Output retain at GTIOC0B pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 14. " OBDFLT ,Output value at GTIOC0B pin count stop" "Low,High"
|
|
bitfld.word 0x00 13. " GTIOB[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 12. " GTIOB[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 10.--11. " GTIOB[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 8.--9. " GTIOB[1:0] ,Output at GTTCRB compare match/Input capture" "Retained,Low,High,Toggled"
|
|
newline
|
|
bitfld.word 0x00 7. " OAHLD ,Output retain at GTIOC0A pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 6. " OADFLT ,Output value at GTIOC0A pin count stop" "Low,High"
|
|
bitfld.word 0x00 5. " GTIOA[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 4. " GTIOA[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 2.--3. " GTIOA[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 0.--1. " GTIOA[1:0] ,Output at GTTCRA compare match/Input capture" "Retained,Low,High,Toggled"
|
|
line.word 0x02 "GTINTAD,General PWM Timer Interrupt Output Setting Register"
|
|
bitfld.word 0x02 15. " ADTRBDEN ,GTADTRB compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 14. " ADTRBUEN ,GTADTRB compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 13. " ADTRADEN ,GTADTRA compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 12. " ADTRAUEN ,GTADTRA compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 11. " EINT ,Dead time error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6.--7. " GTINTPR ,GTPR compare match interrupt enable - Saw wave mode/Triangle wave mode" "Disabled,Overflows/At crests,Under flows/At troughs,Both/Both"
|
|
newline
|
|
bitfld.word 0x02 5. " GTINTF ,GTCCRF compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " GTINTE ,GTCCRE compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " GTINTD ,GTCCRD compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " GTINTC ,GTCCRC compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " GTINTB ,GTCCRB compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " GTINTA ,GTCCRA compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTCR,General PWM Timer Control Register"
|
|
bitfld.word 0x04 12.--13. " CCLR ,Counter clear source select" "None,GTCCRA,GTCCRB,Counter clearing"
|
|
bitfld.word 0x04 8.--9. " TPCS ,Timer prescaler select" "PCLKC,PCLKC/2,PCLKC/4,PCLKC/8"
|
|
bitfld.word 0x04 0.--2. " MD ,Mode select" "Saw PWM,Saw one-shot,,,Triangle PWM1,Triangle PWM2,Triangle PWM3,?..."
|
|
line.word 0x06 "GTBER,General PWM Timer Buffer Enable Register"
|
|
bitfld.word 0x06 14. " ADTDB ,GTADTRB double buffer operation" "Single,Double"
|
|
bitfld.word 0x06 12.--13. " ADTTB ,GTADTRB buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
bitfld.word 0x06 10. " ADTDA ,GTADTRA double buffer operation" "Single,Double"
|
|
newline
|
|
bitfld.word 0x06 8.--9. " ADTTA ,GTADTRA buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
eventfld.word 0x06 6. " CCRSWT ,GTCCRA/B forcible buffer operation" "No action,Forced transfer"
|
|
bitfld.word 0x06 4.--5. " PR ,GTPR buffer operation" "Not performed,Single,Double,Double"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCRB ,GTCCRB buffer operation" "Not performed,Single,Double,Double"
|
|
bitfld.word 0x06 0.--1. " CCRA ,GTCCRA buffer operation" "Not performed,Single,Double,Double"
|
|
endif
|
|
group.word (0x100+0x08)++0x01
|
|
line.word 0x00 "GTUDC,General PWM Timer Count Direction Register"
|
|
bitfld.word 0x00 1. " UDF ,Forcible count direction setting" "Not forcibly,Forcibly"
|
|
bitfld.word 0x00 0. " UD ,Count direction setting" "Counts down,Counts up"
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x01)==0x01)
|
|
rgroup.word (0x100+0x0A)++0x01
|
|
line.word 0x00 "GTITC,General PWM Timer Interrupt And A/D Converter Start Request Skipping Setting Register"
|
|
bitfld.word 0x00 14. " ADTBL ,GTADTRB A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 12. " ADTAL ,GTADTRA A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 8.--10. " IVTT ,GTCIV/U interrupt skipping count select" "Not performed,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " IVTC ,GTIV/U interrupt skipping function select - Sin wave/Triangle wave" "Not performed,Both/At crest,Both/At trough,Both/Both"
|
|
bitfld.word 0x00 5. " ITLF ,GTCCRF compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 4. " ITLE ,GTCCRE compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 3. " ITLD ,GTCCRD compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 2. " ITLC ,GTCCRC compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 1. " ITLB ,GTCCRB compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 0. " ITLA ,GTCCRA compare match interrupt link" "Not linked,Linked"
|
|
else
|
|
group.word (0x100+0x0A)++0x01
|
|
line.word 0x00 "GTITC,General PWM Timer Interrupt And A/D Converter Start Request Skipping Setting Register"
|
|
bitfld.word 0x00 14. " ADTBL ,GTADTRB A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 12. " ADTAL ,GTADTRA A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 8.--10. " IVTT ,GTCIV/U interrupt skipping count select" "Not performed,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " IVTC ,GTIV/U interrupt skipping function select - Sin wave/Triangle wave" "Not performed,Both/At crest,Both/At trough,Both/Both"
|
|
bitfld.word 0x00 5. " ITLF ,GTCCRF compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 4. " ITLE ,GTCCRE compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 3. " ITLD ,GTCCRD compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 2. " ITLC ,GTCCRC compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 1. " ITLB ,GTCCRB compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 0. " ITLA ,GTCCRA compare match interrupt link" "Not linked,Linked"
|
|
endif
|
|
rgroup.word (0x100+0x0C)++0x01
|
|
line.word 0x00 "GTST,General PWM Timer Status Register"
|
|
bitfld.word 0x00 15. " TUCF ,Count direction flag" "Downward,Upward"
|
|
bitfld.word 0x00 11. " DTEF ,Dead time error flag" "Not occurred,Occurred"
|
|
bitfld.word 0x00 8.--10. " ITCNT ,GTCIV/U interrupt skipping count counter" "0,1,2,3,4,5,6,7"
|
|
if ((((per.l(ad:0xA006C000+0x0C))&0x01)==0x01)||(((per.l(ad:0xA006C000))&0x01)==0x01))
|
|
rgroup.word (0x100+0x0E)++0x01
|
|
line.word 0x00 "GTCNT,General PWM Timer Counter"
|
|
else
|
|
group.word (0x100+0x0E)++0x01
|
|
line.word 0x00 "GTCNT,General PWM Timer Counter"
|
|
endif
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x01)==0x01)
|
|
rgroup.word (0x100+0x10)++0x11
|
|
line.word 0x00 "GTCCRA,General PWM Timer Compare Capture Register A"
|
|
line.word 0x02 "GTCCRB,General PWM Timer Compare Capture Register B"
|
|
line.word 0x04 "GTCCRC,General PWM Timer Compare Capture Register C"
|
|
line.word 0x06 "GTCCRD,General PWM Timer Compare Capture Register D"
|
|
line.word 0x08 "GTCCRE,General PWM Timer Compare Capture Register E"
|
|
line.word 0x0A "GTCCRF,General PWM Timer Compare Capture Register F"
|
|
line.word 0x0C "GTPR,General PWM Timer Cycle Setting Register"
|
|
line.word 0x0E "GTPBR,General PWM Timer Cycle Setting Buffer Register"
|
|
line.word 0x10 "GTPDBR,General PWN Timer Cycle Setting Double-Buffer Register"
|
|
rgroup.word (0x100+0x24)++0x01
|
|
line.word 0x00 "GTADTRA,A/D Converter Start Request Timing Register A"
|
|
rgroup.word (0x100+0x2C)++0x01
|
|
line.word 0x00 "GTADTRB,A/D Converter Start Request Timing Register B"
|
|
rgroup.word (0x100+0x26)++0x01
|
|
line.word 0x00 "GTADTBRA,A/D Converter Start Request Timing Buffer Register A"
|
|
rgroup.word (0x100+0x2E)++0x01
|
|
line.word 0x00 "GTADTBRB,A/D Converter Start Request Timing Buffer Register B"
|
|
rgroup.word (0x100+0x28)++0x01
|
|
line.word 0x00 "GTADTDBRA,A/D Converter Start Request Timing Double-Buffer Register A"
|
|
rgroup.word (0x100+0x30)++0x01
|
|
line.word 0x00 "GTADTDBRB,A/D Converter Start Request Timing Double-Buffer Register B"
|
|
if (((per.l(ad:0xA006C000+0x100+0x34))&0x100)==(0x000))
|
|
rgroup.word (0x100+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC0B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC0A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Provided,Not provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC0B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC0A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC0B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC0A pin negate control enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.word (0x100+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC0B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC0A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Not provided,Provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC0B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC0A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC0B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC0A pin negate control enable" "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0x100+0x36)++0x09
|
|
line.word 0x00 "GTDTCR,General PWM Timer Dead Time Control Register"
|
|
bitfld.word 0x00 8. " TDFER ,GTDVD setting" "Separately,Auto"
|
|
bitfld.word 0x00 5. " TDBDE ,GTDVD buffer operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " TDBUE ,GTDVU buffer operation enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 0. " TDE ,Negative-phase waveform setting" "Not GTDVU,GTDVU"
|
|
line.word 0x02 "GTDVA,General PWM Timer Dead Time Value Register A"
|
|
line.word 0x04 "GTDVB,General PWM Timer Dead Time Value Register B"
|
|
line.word 0x06 "GTDBA,General PWM Timer Dead Time Buffer Register A"
|
|
line.word 0x08 "GTDBB,General PWM Timer Dead Time Buffer Register B"
|
|
rgroup.word (0x100+0x40)++0x01
|
|
line.word 0x00 "GTSOS,General PWM timer Output Protection Function Status Register"
|
|
bitfld.word 0x00 0.--1. " SOS ,Output protection function status - GTCCRA value" "Normal operation,= 0 at trough or crest,>= GTPR at trough,>= GTPR at crest"
|
|
rgroup.word (0x100+0x42)++0x01
|
|
line.word 0x00 "GTSOTR,General PWM Timer Output Protection Function Temporary Release Register"
|
|
bitfld.word 0x00 0. " SOTR ,Output protection function temporary release" "Not released,Released"
|
|
else
|
|
group.word (0x100+0x10)++0x11
|
|
line.word 0x00 "GTCCRA,General PWM Timer Compare Capture Register A"
|
|
line.word 0x02 "GTCCRB,General PWM Timer Compare Capture Register B"
|
|
line.word 0x04 "GTCCRC,General PWM Timer Compare Capture Register C"
|
|
line.word 0x06 "GTCCRD,General PWM Timer Compare Capture Register D"
|
|
line.word 0x08 "GTCCRE,General PWM Timer Compare Capture Register E"
|
|
line.word 0x0A "GTCCRF,General PWM Timer Compare Capture Register F"
|
|
line.word 0x0C "GTPR,General PWM Timer Cycle Setting Register"
|
|
line.word 0x0E "GTPBR,General PWM Timer Cycle Setting Buffer Register"
|
|
line.word 0x10 "GTPDBR,General PWN Timer Cycle Setting Double-Buffer Register"
|
|
group.word (0x100+0x24)++0x01
|
|
line.word 0x00 "GTADTRA,A/D Converter Start Request Timing Register A"
|
|
group.word (0x100+0x2C)++0x01
|
|
line.word 0x00 "GTADTRB,A/D Converter Start Request Timing Register B"
|
|
group.word (0x100+0x26)++0x01
|
|
line.word 0x00 "GTADTBRA,A/D Converter Start Request Timing Buffer Register A"
|
|
group.word (0x100+0x2E)++0x01
|
|
line.word 0x00 "GTADTBRB,A/D Converter Start Request Timing Buffer Register B"
|
|
group.word (0x100+0x28)++0x01
|
|
line.word 0x00 "GTADTDBRA,A/D Converter Start Request Timing Double-Buffer Register A"
|
|
group.word (0x100+0x30)++0x01
|
|
line.word 0x00 "GTADTDBRB,A/D Converter Start Request Timing Double-Buffer Register B"
|
|
if (((per.l(ad:0xA006C000+0x100+0x34))&0x100)==(0x000))
|
|
group.word (0x100+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC0B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC0A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Provided,Not provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC0B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC0A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC0B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC0A pin negate control enable" "Disabled,Enabled"
|
|
else
|
|
group.word (0x100+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC0B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC0A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Not provided,Provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC0B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC0A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC0B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC0A pin negate control enable" "Disabled,Enabled"
|
|
endif
|
|
group.word (0x100+0x36)++0x09
|
|
line.word 0x00 "GTDTCR,General PWM Timer Dead Time Control Register"
|
|
bitfld.word 0x00 8. " TDFER ,GTDVD setting" "Separately,Auto"
|
|
bitfld.word 0x00 5. " TDBDE ,GTDVD buffer operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " TDBUE ,GTDVU buffer operation enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 0. " TDE ,Negative-phase waveform setting" "Not GTDVU,GTDVU"
|
|
line.word 0x02 "GTDVA,General PWM Timer Dead Time Value Register A"
|
|
line.word 0x04 "GTDVB,General PWM Timer Dead Time Value Register B"
|
|
line.word 0x06 "GTDBA,General PWM Timer Dead Time Buffer Register A"
|
|
line.word 0x08 "GTDBB,General PWM Timer Dead Time Buffer Register B"
|
|
rgroup.word (0x100+0x40)++0x01
|
|
line.word 0x00 "GTSOS,General PWM timer Output Protection Function Status Register"
|
|
bitfld.word 0x00 0.--1. " SOS ,Output protection function status - GTCCRA value" "Normal operation,= 0 at trough or crest,>= GTPR at trough,>= GTPR at crest"
|
|
group.word (0x100+0x42)++0x01
|
|
line.word 0x00 "GTSOTR,General PWM Timer Output Protection Function Temporary Release Register"
|
|
bitfld.word 0x00 0. " SOTR ,Output protection function temporary release" "Not released,Released"
|
|
endif
|
|
tree.end
|
|
tree "Channel 1"
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x02)==0x02)
|
|
rgroup.word 0x180++0x07
|
|
line.word 0x00 "GTIOR,General PWM Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " OBHLD ,Output retain at GTIOC1B pin count start/stop" "Depends on register settings,Retained at start/stop"
|
|
bitfld.word 0x00 14. " OBDFLT ,Output value at GTIOC1B pin count stop" "Low,High"
|
|
bitfld.word 0x00 13. " GTIOB[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 12. " GTIOB[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 10.--11. " GTIOB[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 8.--9. " GTIOB[1:0] ,Output at GTTCRB compare match/Input capture" "Retained,Low,High,Toggled"
|
|
newline
|
|
bitfld.word 0x00 7. " OAHLD ,Output retain at GTIOC1A pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 6. " OADFLT ,Output value at GTIOC1A pin count stop" "Low,High"
|
|
bitfld.word 0x00 5. " GTIOA[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 4. " GTIOA[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 2.--3. " GTIOA[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 0.--1. " GTIOA[1:0] ,Output at GTTCRA compare match/Input capture" "Retained,Low,High,Toggled"
|
|
line.word 0x02 "GTINTAD,General PWM Timer Interrupt Output Setting Register"
|
|
bitfld.word 0x02 15. " ADTRBDEN ,GTADTRB compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 14. " ADTRBUEN ,GTADTRB compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 13. " ADTRADEN ,GTADTRA compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 12. " ADTRAUEN ,GTADTRA compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 11. " EINT ,Dead time error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6.--7. " GTINTPR ,GTPR compare match interrupt enable - Saw wave mode/Triangle wave mode" "Disabled,Overflows/At crests,Under flows/At troughs,Both/Both"
|
|
newline
|
|
bitfld.word 0x02 5. " GTINTF ,GTCCRF compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " GTINTE ,GTCCRE compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " GTINTD ,GTCCRD compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " GTINTC ,GTCCRC compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " GTINTB ,GTCCRB compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " GTINTA ,GTCCRA compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTCR,General PWM Timer Control Register"
|
|
bitfld.word 0x04 12.--13. " CCLR ,Counter clear source select" "None,GTCCRA,GTCCRB,Counter clearing"
|
|
bitfld.word 0x04 8.--9. " TPCS ,Timer prescaler select" "PCLKC,PCLKC/2,PCLKC/4,PCLKC/8"
|
|
bitfld.word 0x04 0.--2. " MD ,Mode select" "Saw PWM,Saw one-shot,,,Triangle PWM1,Triangle PWM2,Triangle PWM3,?..."
|
|
line.word 0x06 "GTBER,General PWM Timer Buffer Enable Register"
|
|
bitfld.word 0x06 14. " ADTDB ,GTADTRB double buffer operation" "Single,Double"
|
|
bitfld.word 0x06 12.--13. " ADTTB ,GTADTRB buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
bitfld.word 0x06 10. " ADTDA ,GTADTRA double buffer operation" "Single,Double"
|
|
newline
|
|
bitfld.word 0x06 8.--9. " ADTTA ,GTADTRA buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
eventfld.word 0x06 6. " CCRSWT ,GTCCRA/B forcible buffer operation" "No action,Forced transfer"
|
|
bitfld.word 0x06 4.--5. " PR ,GTPR buffer operation" "Not performed,Single,Double,Double"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCRB ,GTCCRB buffer operation" "Not performed,Single,Double,Double"
|
|
bitfld.word 0x06 0.--1. " CCRA ,GTCCRA buffer operation" "Not performed,Single,Double,Double"
|
|
else
|
|
group.word 0x180++0x07
|
|
line.word 0x00 "GTIOR,General PWM Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " OBHLD ,Output retain at GTIOC1B pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 14. " OBDFLT ,Output value at GTIOC1B pin count stop" "Low,High"
|
|
bitfld.word 0x00 13. " GTIOB[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 12. " GTIOB[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 10.--11. " GTIOB[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 8.--9. " GTIOB[1:0] ,Output at GTTCRB compare match/Input capture" "Retained,Low,High,Toggled"
|
|
newline
|
|
bitfld.word 0x00 7. " OAHLD ,Output retain at GTIOC1A pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 6. " OADFLT ,Output value at GTIOC1A pin count stop" "Low,High"
|
|
bitfld.word 0x00 5. " GTIOA[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 4. " GTIOA[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 2.--3. " GTIOA[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 0.--1. " GTIOA[1:0] ,Output at GTTCRA compare match/Input capture" "Retained,Low,High,Toggled"
|
|
line.word 0x02 "GTINTAD,General PWM Timer Interrupt Output Setting Register"
|
|
bitfld.word 0x02 15. " ADTRBDEN ,GTADTRB compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 14. " ADTRBUEN ,GTADTRB compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 13. " ADTRADEN ,GTADTRA compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 12. " ADTRAUEN ,GTADTRA compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 11. " EINT ,Dead time error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6.--7. " GTINTPR ,GTPR compare match interrupt enable - Saw wave mode/Triangle wave mode" "Disabled,Overflows/At crests,Under flows/At troughs,Both/Both"
|
|
newline
|
|
bitfld.word 0x02 5. " GTINTF ,GTCCRF compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " GTINTE ,GTCCRE compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " GTINTD ,GTCCRD compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " GTINTC ,GTCCRC compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " GTINTB ,GTCCRB compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " GTINTA ,GTCCRA compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTCR,General PWM Timer Control Register"
|
|
bitfld.word 0x04 12.--13. " CCLR ,Counter clear source select" "None,GTCCRA,GTCCRB,Counter clearing"
|
|
bitfld.word 0x04 8.--9. " TPCS ,Timer prescaler select" "PCLKC,PCLKC/2,PCLKC/4,PCLKC/8"
|
|
bitfld.word 0x04 0.--2. " MD ,Mode select" "Saw PWM,Saw one-shot,,,Triangle PWM1,Triangle PWM2,Triangle PWM3,?..."
|
|
line.word 0x06 "GTBER,General PWM Timer Buffer Enable Register"
|
|
bitfld.word 0x06 14. " ADTDB ,GTADTRB double buffer operation" "Single,Double"
|
|
bitfld.word 0x06 12.--13. " ADTTB ,GTADTRB buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
bitfld.word 0x06 10. " ADTDA ,GTADTRA double buffer operation" "Single,Double"
|
|
newline
|
|
bitfld.word 0x06 8.--9. " ADTTA ,GTADTRA buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
eventfld.word 0x06 6. " CCRSWT ,GTCCRA/B forcible buffer operation" "No action,Forced transfer"
|
|
bitfld.word 0x06 4.--5. " PR ,GTPR buffer operation" "Not performed,Single,Double,Double"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCRB ,GTCCRB buffer operation" "Not performed,Single,Double,Double"
|
|
bitfld.word 0x06 0.--1. " CCRA ,GTCCRA buffer operation" "Not performed,Single,Double,Double"
|
|
endif
|
|
group.word (0x180+0x08)++0x01
|
|
line.word 0x00 "GTUDC,General PWM Timer Count Direction Register"
|
|
bitfld.word 0x00 1. " UDF ,Forcible count direction setting" "Not forcibly,Forcibly"
|
|
bitfld.word 0x00 0. " UD ,Count direction setting" "Counts down,Counts up"
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x02)==0x02)
|
|
rgroup.word (0x180+0x0A)++0x01
|
|
line.word 0x00 "GTITC,General PWM Timer Interrupt And A/D Converter Start Request Skipping Setting Register"
|
|
bitfld.word 0x00 14. " ADTBL ,GTADTRB A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 12. " ADTAL ,GTADTRA A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 8.--10. " IVTT ,GTCIV/U interrupt skipping count select" "Not performed,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " IVTC ,GTIV/U interrupt skipping function select - Sin wave/Triangle wave" "Not performed,Both/At crest,Both/At trough,Both/Both"
|
|
bitfld.word 0x00 5. " ITLF ,GTCCRF compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 4. " ITLE ,GTCCRE compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 3. " ITLD ,GTCCRD compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 2. " ITLC ,GTCCRC compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 1. " ITLB ,GTCCRB compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 0. " ITLA ,GTCCRA compare match interrupt link" "Not linked,Linked"
|
|
else
|
|
group.word (0x180+0x0A)++0x01
|
|
line.word 0x00 "GTITC,General PWM Timer Interrupt And A/D Converter Start Request Skipping Setting Register"
|
|
bitfld.word 0x00 14. " ADTBL ,GTADTRB A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 12. " ADTAL ,GTADTRA A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 8.--10. " IVTT ,GTCIV/U interrupt skipping count select" "Not performed,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " IVTC ,GTIV/U interrupt skipping function select - Sin wave/Triangle wave" "Not performed,Both/At crest,Both/At trough,Both/Both"
|
|
bitfld.word 0x00 5. " ITLF ,GTCCRF compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 4. " ITLE ,GTCCRE compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 3. " ITLD ,GTCCRD compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 2. " ITLC ,GTCCRC compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 1. " ITLB ,GTCCRB compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 0. " ITLA ,GTCCRA compare match interrupt link" "Not linked,Linked"
|
|
endif
|
|
rgroup.word (0x180+0x0C)++0x01
|
|
line.word 0x00 "GTST,General PWM Timer Status Register"
|
|
bitfld.word 0x00 15. " TUCF ,Count direction flag" "Downward,Upward"
|
|
bitfld.word 0x00 11. " DTEF ,Dead time error flag" "Not occurred,Occurred"
|
|
bitfld.word 0x00 8.--10. " ITCNT ,GTCIV/U interrupt skipping count counter" "0,1,2,3,4,5,6,7"
|
|
if ((((per.l(ad:0xA006C000+0x0C))&0x02)==0x02)||(((per.l(ad:0xA006C000))&0x02)==0x02))
|
|
rgroup.word (0x180+0x0E)++0x01
|
|
line.word 0x00 "GTCNT,General PWM Timer Counter"
|
|
else
|
|
group.word (0x180+0x0E)++0x01
|
|
line.word 0x00 "GTCNT,General PWM Timer Counter"
|
|
endif
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x02)==0x02)
|
|
rgroup.word (0x180+0x10)++0x11
|
|
line.word 0x00 "GTCCRA,General PWM Timer Compare Capture Register A"
|
|
line.word 0x02 "GTCCRB,General PWM Timer Compare Capture Register B"
|
|
line.word 0x04 "GTCCRC,General PWM Timer Compare Capture Register C"
|
|
line.word 0x06 "GTCCRD,General PWM Timer Compare Capture Register D"
|
|
line.word 0x08 "GTCCRE,General PWM Timer Compare Capture Register E"
|
|
line.word 0x0A "GTCCRF,General PWM Timer Compare Capture Register F"
|
|
line.word 0x0C "GTPR,General PWM Timer Cycle Setting Register"
|
|
line.word 0x0E "GTPBR,General PWM Timer Cycle Setting Buffer Register"
|
|
line.word 0x10 "GTPDBR,General PWN Timer Cycle Setting Double-Buffer Register"
|
|
rgroup.word (0x180+0x24)++0x01
|
|
line.word 0x00 "GTADTRA,A/D Converter Start Request Timing Register A"
|
|
rgroup.word (0x180+0x2C)++0x01
|
|
line.word 0x00 "GTADTRB,A/D Converter Start Request Timing Register B"
|
|
rgroup.word (0x180+0x26)++0x01
|
|
line.word 0x00 "GTADTBRA,A/D Converter Start Request Timing Buffer Register A"
|
|
rgroup.word (0x180+0x2E)++0x01
|
|
line.word 0x00 "GTADTBRB,A/D Converter Start Request Timing Buffer Register B"
|
|
rgroup.word (0x180+0x28)++0x01
|
|
line.word 0x00 "GTADTDBRA,A/D Converter Start Request Timing Double-Buffer Register A"
|
|
rgroup.word (0x180+0x30)++0x01
|
|
line.word 0x00 "GTADTDBRB,A/D Converter Start Request Timing Double-Buffer Register B"
|
|
if (((per.l(ad:0xA006C000+0x180+0x34))&0x100)==(0x000))
|
|
rgroup.word (0x180+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC1B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC1A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Provided,Not provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC1B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC1A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC1B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC1A pin negate control enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.word (0x180+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC1B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC1A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Not provided,Provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC1B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC1A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC1B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC1A pin negate control enable" "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0x180+0x36)++0x09
|
|
line.word 0x00 "GTDTCR,General PWM Timer Dead Time Control Register"
|
|
bitfld.word 0x00 8. " TDFER ,GTDVD setting" "Separately,Auto"
|
|
bitfld.word 0x00 5. " TDBDE ,GTDVD buffer operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " TDBUE ,GTDVU buffer operation enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 0. " TDE ,Negative-phase waveform setting" "Not GTDVU,GTDVU"
|
|
line.word 0x02 "GTDVA,General PWM Timer Dead Time Value Register A"
|
|
line.word 0x04 "GTDVB,General PWM Timer Dead Time Value Register B"
|
|
line.word 0x06 "GTDBA,General PWM Timer Dead Time Buffer Register A"
|
|
line.word 0x08 "GTDBB,General PWM Timer Dead Time Buffer Register B"
|
|
rgroup.word (0x180+0x40)++0x01
|
|
line.word 0x00 "GTSOS,General PWM timer Output Protection Function Status Register"
|
|
bitfld.word 0x00 0.--1. " SOS ,Output protection function status - GTCCRA value" "Normal operation,= 0 at trough or crest,>= GTPR at trough,>= GTPR at crest"
|
|
rgroup.word (0x180+0x42)++0x01
|
|
line.word 0x00 "GTSOTR,General PWM Timer Output Protection Function Temporary Release Register"
|
|
bitfld.word 0x00 0. " SOTR ,Output protection function temporary release" "Not released,Released"
|
|
else
|
|
group.word (0x180+0x10)++0x11
|
|
line.word 0x00 "GTCCRA,General PWM Timer Compare Capture Register A"
|
|
line.word 0x02 "GTCCRB,General PWM Timer Compare Capture Register B"
|
|
line.word 0x04 "GTCCRC,General PWM Timer Compare Capture Register C"
|
|
line.word 0x06 "GTCCRD,General PWM Timer Compare Capture Register D"
|
|
line.word 0x08 "GTCCRE,General PWM Timer Compare Capture Register E"
|
|
line.word 0x0A "GTCCRF,General PWM Timer Compare Capture Register F"
|
|
line.word 0x0C "GTPR,General PWM Timer Cycle Setting Register"
|
|
line.word 0x0E "GTPBR,General PWM Timer Cycle Setting Buffer Register"
|
|
line.word 0x10 "GTPDBR,General PWN Timer Cycle Setting Double-Buffer Register"
|
|
group.word (0x180+0x24)++0x01
|
|
line.word 0x00 "GTADTRA,A/D Converter Start Request Timing Register A"
|
|
group.word (0x180+0x2C)++0x01
|
|
line.word 0x00 "GTADTRB,A/D Converter Start Request Timing Register B"
|
|
group.word (0x180+0x26)++0x01
|
|
line.word 0x00 "GTADTBRA,A/D Converter Start Request Timing Buffer Register A"
|
|
group.word (0x180+0x2E)++0x01
|
|
line.word 0x00 "GTADTBRB,A/D Converter Start Request Timing Buffer Register B"
|
|
group.word (0x180+0x28)++0x01
|
|
line.word 0x00 "GTADTDBRA,A/D Converter Start Request Timing Double-Buffer Register A"
|
|
group.word (0x180+0x30)++0x01
|
|
line.word 0x00 "GTADTDBRB,A/D Converter Start Request Timing Double-Buffer Register B"
|
|
if (((per.l(ad:0xA006C000+0x180+0x34))&0x100)==(0x000))
|
|
group.word (0x180+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC1B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC1A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Provided,Not provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC1B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC1A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC1B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC1A pin negate control enable" "Disabled,Enabled"
|
|
else
|
|
group.word (0x180+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC1B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC1A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Not provided,Provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC1B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC1A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC1B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC1A pin negate control enable" "Disabled,Enabled"
|
|
endif
|
|
group.word (0x180+0x36)++0x09
|
|
line.word 0x00 "GTDTCR,General PWM Timer Dead Time Control Register"
|
|
bitfld.word 0x00 8. " TDFER ,GTDVD setting" "Separately,Auto"
|
|
bitfld.word 0x00 5. " TDBDE ,GTDVD buffer operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " TDBUE ,GTDVU buffer operation enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 0. " TDE ,Negative-phase waveform setting" "Not GTDVU,GTDVU"
|
|
line.word 0x02 "GTDVA,General PWM Timer Dead Time Value Register A"
|
|
line.word 0x04 "GTDVB,General PWM Timer Dead Time Value Register B"
|
|
line.word 0x06 "GTDBA,General PWM Timer Dead Time Buffer Register A"
|
|
line.word 0x08 "GTDBB,General PWM Timer Dead Time Buffer Register B"
|
|
rgroup.word (0x180+0x40)++0x01
|
|
line.word 0x00 "GTSOS,General PWM timer Output Protection Function Status Register"
|
|
bitfld.word 0x00 0.--1. " SOS ,Output protection function status - GTCCRA value" "Normal operation,= 0 at trough or crest,>= GTPR at trough,>= GTPR at crest"
|
|
group.word (0x180+0x42)++0x01
|
|
line.word 0x00 "GTSOTR,General PWM Timer Output Protection Function Temporary Release Register"
|
|
bitfld.word 0x00 0. " SOTR ,Output protection function temporary release" "Not released,Released"
|
|
endif
|
|
tree.end
|
|
tree "Channel 2"
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x04)==0x04)
|
|
rgroup.word 0x200++0x07
|
|
line.word 0x00 "GTIOR,General PWM Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " OBHLD ,Output retain at GTIOC2B pin count start/stop" "Depends on register settings,Retained at start/stop"
|
|
bitfld.word 0x00 14. " OBDFLT ,Output value at GTIOC2B pin count stop" "Low,High"
|
|
bitfld.word 0x00 13. " GTIOB[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 12. " GTIOB[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 10.--11. " GTIOB[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 8.--9. " GTIOB[1:0] ,Output at GTTCRB compare match/Input capture" "Retained,Low,High,Toggled"
|
|
newline
|
|
bitfld.word 0x00 7. " OAHLD ,Output retain at GTIOC2A pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 6. " OADFLT ,Output value at GTIOC2A pin count stop" "Low,High"
|
|
bitfld.word 0x00 5. " GTIOA[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 4. " GTIOA[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 2.--3. " GTIOA[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 0.--1. " GTIOA[1:0] ,Output at GTTCRA compare match/Input capture" "Retained,Low,High,Toggled"
|
|
line.word 0x02 "GTINTAD,General PWM Timer Interrupt Output Setting Register"
|
|
bitfld.word 0x02 15. " ADTRBDEN ,GTADTRB compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 14. " ADTRBUEN ,GTADTRB compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 13. " ADTRADEN ,GTADTRA compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 12. " ADTRAUEN ,GTADTRA compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 11. " EINT ,Dead time error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6.--7. " GTINTPR ,GTPR compare match interrupt enable - Saw wave mode/Triangle wave mode" "Disabled,Overflows/At crests,Under flows/At troughs,Both/Both"
|
|
newline
|
|
bitfld.word 0x02 5. " GTINTF ,GTCCRF compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " GTINTE ,GTCCRE compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " GTINTD ,GTCCRD compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " GTINTC ,GTCCRC compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " GTINTB ,GTCCRB compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " GTINTA ,GTCCRA compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTCR,General PWM Timer Control Register"
|
|
bitfld.word 0x04 12.--13. " CCLR ,Counter clear source select" "None,GTCCRA,GTCCRB,Counter clearing"
|
|
bitfld.word 0x04 8.--9. " TPCS ,Timer prescaler select" "PCLKC,PCLKC/2,PCLKC/4,PCLKC/8"
|
|
bitfld.word 0x04 0.--2. " MD ,Mode select" "Saw PWM,Saw one-shot,,,Triangle PWM1,Triangle PWM2,Triangle PWM3,?..."
|
|
line.word 0x06 "GTBER,General PWM Timer Buffer Enable Register"
|
|
bitfld.word 0x06 14. " ADTDB ,GTADTRB double buffer operation" "Single,Double"
|
|
bitfld.word 0x06 12.--13. " ADTTB ,GTADTRB buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
bitfld.word 0x06 10. " ADTDA ,GTADTRA double buffer operation" "Single,Double"
|
|
newline
|
|
bitfld.word 0x06 8.--9. " ADTTA ,GTADTRA buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
eventfld.word 0x06 6. " CCRSWT ,GTCCRA/B forcible buffer operation" "No action,Forced transfer"
|
|
bitfld.word 0x06 4.--5. " PR ,GTPR buffer operation" "Not performed,Single,Double,Double"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCRB ,GTCCRB buffer operation" "Not performed,Single,Double,Double"
|
|
bitfld.word 0x06 0.--1. " CCRA ,GTCCRA buffer operation" "Not performed,Single,Double,Double"
|
|
else
|
|
group.word 0x200++0x07
|
|
line.word 0x00 "GTIOR,General PWM Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " OBHLD ,Output retain at GTIOC2B pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 14. " OBDFLT ,Output value at GTIOC2B pin count stop" "Low,High"
|
|
bitfld.word 0x00 13. " GTIOB[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 12. " GTIOB[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 10.--11. " GTIOB[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 8.--9. " GTIOB[1:0] ,Output at GTTCRB compare match/Input capture" "Retained,Low,High,Toggled"
|
|
newline
|
|
bitfld.word 0x00 7. " OAHLD ,Output retain at GTIOC2A pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 6. " OADFLT ,Output value at GTIOC2A pin count stop" "Low,High"
|
|
bitfld.word 0x00 5. " GTIOA[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 4. " GTIOA[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 2.--3. " GTIOA[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 0.--1. " GTIOA[1:0] ,Output at GTTCRA compare match/Input capture" "Retained,Low,High,Toggled"
|
|
line.word 0x02 "GTINTAD,General PWM Timer Interrupt Output Setting Register"
|
|
bitfld.word 0x02 15. " ADTRBDEN ,GTADTRB compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 14. " ADTRBUEN ,GTADTRB compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 13. " ADTRADEN ,GTADTRA compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 12. " ADTRAUEN ,GTADTRA compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 11. " EINT ,Dead time error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6.--7. " GTINTPR ,GTPR compare match interrupt enable - Saw wave mode/Triangle wave mode" "Disabled,Overflows/At crests,Under flows/At troughs,Both/Both"
|
|
newline
|
|
bitfld.word 0x02 5. " GTINTF ,GTCCRF compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " GTINTE ,GTCCRE compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " GTINTD ,GTCCRD compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " GTINTC ,GTCCRC compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " GTINTB ,GTCCRB compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " GTINTA ,GTCCRA compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTCR,General PWM Timer Control Register"
|
|
bitfld.word 0x04 12.--13. " CCLR ,Counter clear source select" "None,GTCCRA,GTCCRB,Counter clearing"
|
|
bitfld.word 0x04 8.--9. " TPCS ,Timer prescaler select" "PCLKC,PCLKC/2,PCLKC/4,PCLKC/8"
|
|
bitfld.word 0x04 0.--2. " MD ,Mode select" "Saw PWM,Saw one-shot,,,Triangle PWM1,Triangle PWM2,Triangle PWM3,?..."
|
|
line.word 0x06 "GTBER,General PWM Timer Buffer Enable Register"
|
|
bitfld.word 0x06 14. " ADTDB ,GTADTRB double buffer operation" "Single,Double"
|
|
bitfld.word 0x06 12.--13. " ADTTB ,GTADTRB buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
bitfld.word 0x06 10. " ADTDA ,GTADTRA double buffer operation" "Single,Double"
|
|
newline
|
|
bitfld.word 0x06 8.--9. " ADTTA ,GTADTRA buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
eventfld.word 0x06 6. " CCRSWT ,GTCCRA/B forcible buffer operation" "No action,Forced transfer"
|
|
bitfld.word 0x06 4.--5. " PR ,GTPR buffer operation" "Not performed,Single,Double,Double"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCRB ,GTCCRB buffer operation" "Not performed,Single,Double,Double"
|
|
bitfld.word 0x06 0.--1. " CCRA ,GTCCRA buffer operation" "Not performed,Single,Double,Double"
|
|
endif
|
|
group.word (0x200+0x08)++0x01
|
|
line.word 0x00 "GTUDC,General PWM Timer Count Direction Register"
|
|
bitfld.word 0x00 1. " UDF ,Forcible count direction setting" "Not forcibly,Forcibly"
|
|
bitfld.word 0x00 0. " UD ,Count direction setting" "Counts down,Counts up"
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x04)==0x04)
|
|
rgroup.word (0x200+0x0A)++0x01
|
|
line.word 0x00 "GTITC,General PWM Timer Interrupt And A/D Converter Start Request Skipping Setting Register"
|
|
bitfld.word 0x00 14. " ADTBL ,GTADTRB A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 12. " ADTAL ,GTADTRA A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 8.--10. " IVTT ,GTCIV/U interrupt skipping count select" "Not performed,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " IVTC ,GTIV/U interrupt skipping function select - Sin wave/Triangle wave" "Not performed,Both/At crest,Both/At trough,Both/Both"
|
|
bitfld.word 0x00 5. " ITLF ,GTCCRF compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 4. " ITLE ,GTCCRE compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 3. " ITLD ,GTCCRD compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 2. " ITLC ,GTCCRC compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 1. " ITLB ,GTCCRB compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 0. " ITLA ,GTCCRA compare match interrupt link" "Not linked,Linked"
|
|
else
|
|
group.word (0x200+0x0A)++0x01
|
|
line.word 0x00 "GTITC,General PWM Timer Interrupt And A/D Converter Start Request Skipping Setting Register"
|
|
bitfld.word 0x00 14. " ADTBL ,GTADTRB A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 12. " ADTAL ,GTADTRA A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 8.--10. " IVTT ,GTCIV/U interrupt skipping count select" "Not performed,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " IVTC ,GTIV/U interrupt skipping function select - Sin wave/Triangle wave" "Not performed,Both/At crest,Both/At trough,Both/Both"
|
|
bitfld.word 0x00 5. " ITLF ,GTCCRF compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 4. " ITLE ,GTCCRE compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 3. " ITLD ,GTCCRD compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 2. " ITLC ,GTCCRC compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 1. " ITLB ,GTCCRB compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 0. " ITLA ,GTCCRA compare match interrupt link" "Not linked,Linked"
|
|
endif
|
|
rgroup.word (0x200+0x0C)++0x01
|
|
line.word 0x00 "GTST,General PWM Timer Status Register"
|
|
bitfld.word 0x00 15. " TUCF ,Count direction flag" "Downward,Upward"
|
|
bitfld.word 0x00 11. " DTEF ,Dead time error flag" "Not occurred,Occurred"
|
|
bitfld.word 0x00 8.--10. " ITCNT ,GTCIV/U interrupt skipping count counter" "0,1,2,3,4,5,6,7"
|
|
if ((((per.l(ad:0xA006C000+0x0C))&0x04)==0x04)||(((per.l(ad:0xA006C000))&0x04)==0x04))
|
|
rgroup.word (0x200+0x0E)++0x01
|
|
line.word 0x00 "GTCNT,General PWM Timer Counter"
|
|
else
|
|
group.word (0x200+0x0E)++0x01
|
|
line.word 0x00 "GTCNT,General PWM Timer Counter"
|
|
endif
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x04)==0x04)
|
|
rgroup.word (0x200+0x10)++0x11
|
|
line.word 0x00 "GTCCRA,General PWM Timer Compare Capture Register A"
|
|
line.word 0x02 "GTCCRB,General PWM Timer Compare Capture Register B"
|
|
line.word 0x04 "GTCCRC,General PWM Timer Compare Capture Register C"
|
|
line.word 0x06 "GTCCRD,General PWM Timer Compare Capture Register D"
|
|
line.word 0x08 "GTCCRE,General PWM Timer Compare Capture Register E"
|
|
line.word 0x0A "GTCCRF,General PWM Timer Compare Capture Register F"
|
|
line.word 0x0C "GTPR,General PWM Timer Cycle Setting Register"
|
|
line.word 0x0E "GTPBR,General PWM Timer Cycle Setting Buffer Register"
|
|
line.word 0x10 "GTPDBR,General PWN Timer Cycle Setting Double-Buffer Register"
|
|
rgroup.word (0x200+0x24)++0x01
|
|
line.word 0x00 "GTADTRA,A/D Converter Start Request Timing Register A"
|
|
rgroup.word (0x200+0x2C)++0x01
|
|
line.word 0x00 "GTADTRB,A/D Converter Start Request Timing Register B"
|
|
rgroup.word (0x200+0x26)++0x01
|
|
line.word 0x00 "GTADTBRA,A/D Converter Start Request Timing Buffer Register A"
|
|
rgroup.word (0x200+0x2E)++0x01
|
|
line.word 0x00 "GTADTBRB,A/D Converter Start Request Timing Buffer Register B"
|
|
rgroup.word (0x200+0x28)++0x01
|
|
line.word 0x00 "GTADTDBRA,A/D Converter Start Request Timing Double-Buffer Register A"
|
|
rgroup.word (0x200+0x30)++0x01
|
|
line.word 0x00 "GTADTDBRB,A/D Converter Start Request Timing Double-Buffer Register B"
|
|
if (((per.l(ad:0xA006C000+0x200+0x34))&0x100)==(0x000))
|
|
rgroup.word (0x200+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC2B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC2A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Provided,Not provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC2B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC2A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC2B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC2A pin negate control enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.word (0x200+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC2B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC2A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Not provided,Provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC2B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC2A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC2B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC2A pin negate control enable" "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0x200+0x36)++0x09
|
|
line.word 0x00 "GTDTCR,General PWM Timer Dead Time Control Register"
|
|
bitfld.word 0x00 8. " TDFER ,GTDVD setting" "Separately,Auto"
|
|
bitfld.word 0x00 5. " TDBDE ,GTDVD buffer operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " TDBUE ,GTDVU buffer operation enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 0. " TDE ,Negative-phase waveform setting" "Not GTDVU,GTDVU"
|
|
line.word 0x02 "GTDVA,General PWM Timer Dead Time Value Register A"
|
|
line.word 0x04 "GTDVB,General PWM Timer Dead Time Value Register B"
|
|
line.word 0x06 "GTDBA,General PWM Timer Dead Time Buffer Register A"
|
|
line.word 0x08 "GTDBB,General PWM Timer Dead Time Buffer Register B"
|
|
rgroup.word (0x200+0x40)++0x01
|
|
line.word 0x00 "GTSOS,General PWM timer Output Protection Function Status Register"
|
|
bitfld.word 0x00 0.--1. " SOS ,Output protection function status - GTCCRA value" "Normal operation,= 0 at trough or crest,>= GTPR at trough,>= GTPR at crest"
|
|
rgroup.word (0x200+0x42)++0x01
|
|
line.word 0x00 "GTSOTR,General PWM Timer Output Protection Function Temporary Release Register"
|
|
bitfld.word 0x00 0. " SOTR ,Output protection function temporary release" "Not released,Released"
|
|
else
|
|
group.word (0x200+0x10)++0x11
|
|
line.word 0x00 "GTCCRA,General PWM Timer Compare Capture Register A"
|
|
line.word 0x02 "GTCCRB,General PWM Timer Compare Capture Register B"
|
|
line.word 0x04 "GTCCRC,General PWM Timer Compare Capture Register C"
|
|
line.word 0x06 "GTCCRD,General PWM Timer Compare Capture Register D"
|
|
line.word 0x08 "GTCCRE,General PWM Timer Compare Capture Register E"
|
|
line.word 0x0A "GTCCRF,General PWM Timer Compare Capture Register F"
|
|
line.word 0x0C "GTPR,General PWM Timer Cycle Setting Register"
|
|
line.word 0x0E "GTPBR,General PWM Timer Cycle Setting Buffer Register"
|
|
line.word 0x10 "GTPDBR,General PWN Timer Cycle Setting Double-Buffer Register"
|
|
group.word (0x200+0x24)++0x01
|
|
line.word 0x00 "GTADTRA,A/D Converter Start Request Timing Register A"
|
|
group.word (0x200+0x2C)++0x01
|
|
line.word 0x00 "GTADTRB,A/D Converter Start Request Timing Register B"
|
|
group.word (0x200+0x26)++0x01
|
|
line.word 0x00 "GTADTBRA,A/D Converter Start Request Timing Buffer Register A"
|
|
group.word (0x200+0x2E)++0x01
|
|
line.word 0x00 "GTADTBRB,A/D Converter Start Request Timing Buffer Register B"
|
|
group.word (0x200+0x28)++0x01
|
|
line.word 0x00 "GTADTDBRA,A/D Converter Start Request Timing Double-Buffer Register A"
|
|
group.word (0x200+0x30)++0x01
|
|
line.word 0x00 "GTADTDBRB,A/D Converter Start Request Timing Double-Buffer Register B"
|
|
if (((per.l(ad:0xA006C000+0x200+0x34))&0x100)==(0x000))
|
|
group.word (0x200+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC2B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC2A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Provided,Not provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC2B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC2A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC2B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC2A pin negate control enable" "Disabled,Enabled"
|
|
else
|
|
group.word (0x200+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC2B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC2A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Not provided,Provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC2B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC2A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC2B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC2A pin negate control enable" "Disabled,Enabled"
|
|
endif
|
|
group.word (0x200+0x36)++0x09
|
|
line.word 0x00 "GTDTCR,General PWM Timer Dead Time Control Register"
|
|
bitfld.word 0x00 8. " TDFER ,GTDVD setting" "Separately,Auto"
|
|
bitfld.word 0x00 5. " TDBDE ,GTDVD buffer operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " TDBUE ,GTDVU buffer operation enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 0. " TDE ,Negative-phase waveform setting" "Not GTDVU,GTDVU"
|
|
line.word 0x02 "GTDVA,General PWM Timer Dead Time Value Register A"
|
|
line.word 0x04 "GTDVB,General PWM Timer Dead Time Value Register B"
|
|
line.word 0x06 "GTDBA,General PWM Timer Dead Time Buffer Register A"
|
|
line.word 0x08 "GTDBB,General PWM Timer Dead Time Buffer Register B"
|
|
rgroup.word (0x200+0x40)++0x01
|
|
line.word 0x00 "GTSOS,General PWM timer Output Protection Function Status Register"
|
|
bitfld.word 0x00 0.--1. " SOS ,Output protection function status - GTCCRA value" "Normal operation,= 0 at trough or crest,>= GTPR at trough,>= GTPR at crest"
|
|
group.word (0x200+0x42)++0x01
|
|
line.word 0x00 "GTSOTR,General PWM Timer Output Protection Function Temporary Release Register"
|
|
bitfld.word 0x00 0. " SOTR ,Output protection function temporary release" "Not released,Released"
|
|
endif
|
|
tree.end
|
|
tree "Channel 3"
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x08)==0x08)
|
|
rgroup.word 0x280++0x07
|
|
line.word 0x00 "GTIOR,General PWM Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " OBHLD ,Output retain at GTIOC3B pin count start/stop" "Depends on register settings,Retained at start/stop"
|
|
bitfld.word 0x00 14. " OBDFLT ,Output value at GTIOC3B pin count stop" "Low,High"
|
|
bitfld.word 0x00 13. " GTIOB[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 12. " GTIOB[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 10.--11. " GTIOB[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 8.--9. " GTIOB[1:0] ,Output at GTTCRB compare match/Input capture" "Retained,Low,High,Toggled"
|
|
newline
|
|
bitfld.word 0x00 7. " OAHLD ,Output retain at GTIOC3A pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 6. " OADFLT ,Output value at GTIOC3A pin count stop" "Low,High"
|
|
bitfld.word 0x00 5. " GTIOA[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 4. " GTIOA[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 2.--3. " GTIOA[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 0.--1. " GTIOA[1:0] ,Output at GTTCRA compare match/Input capture" "Retained,Low,High,Toggled"
|
|
line.word 0x02 "GTINTAD,General PWM Timer Interrupt Output Setting Register"
|
|
bitfld.word 0x02 15. " ADTRBDEN ,GTADTRB compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 14. " ADTRBUEN ,GTADTRB compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 13. " ADTRADEN ,GTADTRA compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 12. " ADTRAUEN ,GTADTRA compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 11. " EINT ,Dead time error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6.--7. " GTINTPR ,GTPR compare match interrupt enable - Saw wave mode/Triangle wave mode" "Disabled,Overflows/At crests,Under flows/At troughs,Both/Both"
|
|
newline
|
|
bitfld.word 0x02 5. " GTINTF ,GTCCRF compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " GTINTE ,GTCCRE compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " GTINTD ,GTCCRD compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " GTINTC ,GTCCRC compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " GTINTB ,GTCCRB compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " GTINTA ,GTCCRA compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTCR,General PWM Timer Control Register"
|
|
bitfld.word 0x04 12.--13. " CCLR ,Counter clear source select" "None,GTCCRA,GTCCRB,Counter clearing"
|
|
bitfld.word 0x04 8.--9. " TPCS ,Timer prescaler select" "PCLKC,PCLKC/2,PCLKC/4,PCLKC/8"
|
|
bitfld.word 0x04 0.--2. " MD ,Mode select" "Saw PWM,Saw one-shot,,,Triangle PWM1,Triangle PWM2,Triangle PWM3,?..."
|
|
line.word 0x06 "GTBER,General PWM Timer Buffer Enable Register"
|
|
bitfld.word 0x06 14. " ADTDB ,GTADTRB double buffer operation" "Single,Double"
|
|
bitfld.word 0x06 12.--13. " ADTTB ,GTADTRB buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
bitfld.word 0x06 10. " ADTDA ,GTADTRA double buffer operation" "Single,Double"
|
|
newline
|
|
bitfld.word 0x06 8.--9. " ADTTA ,GTADTRA buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
eventfld.word 0x06 6. " CCRSWT ,GTCCRA/B forcible buffer operation" "No action,Forced transfer"
|
|
bitfld.word 0x06 4.--5. " PR ,GTPR buffer operation" "Not performed,Single,Double,Double"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCRB ,GTCCRB buffer operation" "Not performed,Single,Double,Double"
|
|
bitfld.word 0x06 0.--1. " CCRA ,GTCCRA buffer operation" "Not performed,Single,Double,Double"
|
|
else
|
|
group.word 0x280++0x07
|
|
line.word 0x00 "GTIOR,General PWM Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " OBHLD ,Output retain at GTIOC3B pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 14. " OBDFLT ,Output value at GTIOC3B pin count stop" "Low,High"
|
|
bitfld.word 0x00 13. " GTIOB[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 12. " GTIOB[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 10.--11. " GTIOB[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 8.--9. " GTIOB[1:0] ,Output at GTTCRB compare match/Input capture" "Retained,Low,High,Toggled"
|
|
newline
|
|
bitfld.word 0x00 7. " OAHLD ,Output retain at GTIOC3A pin count start/stop" "Depends on Register settings,Retained at start/stop"
|
|
bitfld.word 0x00 6. " OADFLT ,Output value at GTIOC3A pin count stop" "Low,High"
|
|
bitfld.word 0x00 5. " GTIOA[5] ,Compare match/Input capture select" "Compare match,Input capture"
|
|
newline
|
|
bitfld.word 0x00 4. " GTIOA[4] ,Initial output level select" "Low,High"
|
|
bitfld.word 0x00 2.--3. " GTIOA[3:2] ,Output at cycle end" "Retained,Low,High,Toggled"
|
|
bitfld.word 0x00 0.--1. " GTIOA[1:0] ,Output at GTTCRA compare match/Input capture" "Retained,Low,High,Toggled"
|
|
line.word 0x02 "GTINTAD,General PWM Timer Interrupt Output Setting Register"
|
|
bitfld.word 0x02 15. " ADTRBDEN ,GTADTRB compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 14. " ADTRBUEN ,GTADTRB compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 13. " ADTRADEN ,GTADTRA compare match (Down counting) A/D converter start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 12. " ADTRAUEN ,GTADTRA compare match (Up counting) A/D converter start request enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 11. " EINT ,Dead time error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 6.--7. " GTINTPR ,GTPR compare match interrupt enable - Saw wave mode/Triangle wave mode" "Disabled,Overflows/At crests,Under flows/At troughs,Both/Both"
|
|
newline
|
|
bitfld.word 0x02 5. " GTINTF ,GTCCRF compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " GTINTE ,GTCCRE compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " GTINTD ,GTCCRD compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 2. " GTINTC ,GTCCRC compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 1. " GTINTB ,GTCCRB compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " GTINTA ,GTCCRA compare match/input capture interrupt enable" "Disabled,Enabled"
|
|
line.word 0x04 "GTCR,General PWM Timer Control Register"
|
|
bitfld.word 0x04 12.--13. " CCLR ,Counter clear source select" "None,GTCCRA,GTCCRB,Counter clearing"
|
|
bitfld.word 0x04 8.--9. " TPCS ,Timer prescaler select" "PCLKC,PCLKC/2,PCLKC/4,PCLKC/8"
|
|
bitfld.word 0x04 0.--2. " MD ,Mode select" "Saw PWM,Saw one-shot,,,Triangle PWM1,Triangle PWM2,Triangle PWM3,?..."
|
|
line.word 0x06 "GTBER,General PWM Timer Buffer Enable Register"
|
|
bitfld.word 0x06 14. " ADTDB ,GTADTRB double buffer operation" "Single,Double"
|
|
bitfld.word 0x06 12.--13. " ADTTB ,GTADTRB buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
bitfld.word 0x06 10. " ADTDA ,GTADTRA double buffer operation" "Single,Double"
|
|
newline
|
|
bitfld.word 0x06 8.--9. " ADTTA ,GTADTRA buffer transfer timing select" "No transfer,At crest,At trough,Both"
|
|
eventfld.word 0x06 6. " CCRSWT ,GTCCRA/B forcible buffer operation" "No action,Forced transfer"
|
|
bitfld.word 0x06 4.--5. " PR ,GTPR buffer operation" "Not performed,Single,Double,Double"
|
|
newline
|
|
bitfld.word 0x06 2.--3. " CCRB ,GTCCRB buffer operation" "Not performed,Single,Double,Double"
|
|
bitfld.word 0x06 0.--1. " CCRA ,GTCCRA buffer operation" "Not performed,Single,Double,Double"
|
|
endif
|
|
group.word (0x280+0x08)++0x01
|
|
line.word 0x00 "GTUDC,General PWM Timer Count Direction Register"
|
|
bitfld.word 0x00 1. " UDF ,Forcible count direction setting" "Not forcibly,Forcibly"
|
|
bitfld.word 0x00 0. " UD ,Count direction setting" "Counts down,Counts up"
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x08)==0x08)
|
|
rgroup.word (0x280+0x0A)++0x01
|
|
line.word 0x00 "GTITC,General PWM Timer Interrupt And A/D Converter Start Request Skipping Setting Register"
|
|
bitfld.word 0x00 14. " ADTBL ,GTADTRB A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 12. " ADTAL ,GTADTRA A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 8.--10. " IVTT ,GTCIV/U interrupt skipping count select" "Not performed,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " IVTC ,GTIV/U interrupt skipping function select - Sin wave/Triangle wave" "Not performed,Both/At crest,Both/At trough,Both/Both"
|
|
bitfld.word 0x00 5. " ITLF ,GTCCRF compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 4. " ITLE ,GTCCRE compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 3. " ITLD ,GTCCRD compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 2. " ITLC ,GTCCRC compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 1. " ITLB ,GTCCRB compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 0. " ITLA ,GTCCRA compare match interrupt link" "Not linked,Linked"
|
|
else
|
|
group.word (0x280+0x0A)++0x01
|
|
line.word 0x00 "GTITC,General PWM Timer Interrupt And A/D Converter Start Request Skipping Setting Register"
|
|
bitfld.word 0x00 14. " ADTBL ,GTADTRB A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 12. " ADTAL ,GTADTRA A/D converter start request link" "Not linked,Linked"
|
|
bitfld.word 0x00 8.--10. " IVTT ,GTCIV/U interrupt skipping count select" "Not performed,1,2,3,4,5,6,7"
|
|
newline
|
|
bitfld.word 0x00 6.--7. " IVTC ,GTIV/U interrupt skipping function select - Sin wave/Triangle wave" "Not performed,Both/At crest,Both/At trough,Both/Both"
|
|
bitfld.word 0x00 5. " ITLF ,GTCCRF compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 4. " ITLE ,GTCCRE compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 3. " ITLD ,GTCCRD compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 2. " ITLC ,GTCCRC compare match interrupt link" "Not linked,Linked"
|
|
bitfld.word 0x00 1. " ITLB ,GTCCRB compare match interrupt link" "Not linked,Linked"
|
|
newline
|
|
bitfld.word 0x00 0. " ITLA ,GTCCRA compare match interrupt link" "Not linked,Linked"
|
|
endif
|
|
rgroup.word (0x280+0x0C)++0x01
|
|
line.word 0x00 "GTST,General PWM Timer Status Register"
|
|
bitfld.word 0x00 15. " TUCF ,Count direction flag" "Downward,Upward"
|
|
bitfld.word 0x00 11. " DTEF ,Dead time error flag" "Not occurred,Occurred"
|
|
bitfld.word 0x00 8.--10. " ITCNT ,GTCIV/U interrupt skipping count counter" "0,1,2,3,4,5,6,7"
|
|
if ((((per.l(ad:0xA006C000+0x0C))&0x08)==0x08)||(((per.l(ad:0xA006C000))&0x08)==0x08))
|
|
rgroup.word (0x280+0x0E)++0x01
|
|
line.word 0x00 "GTCNT,General PWM Timer Counter"
|
|
else
|
|
group.word (0x280+0x0E)++0x01
|
|
line.word 0x00 "GTCNT,General PWM Timer Counter"
|
|
endif
|
|
if (((per.l(ad:0xA006C000+0x0C))&0x08)==0x08)
|
|
rgroup.word (0x280+0x10)++0x11
|
|
line.word 0x00 "GTCCRA,General PWM Timer Compare Capture Register A"
|
|
line.word 0x02 "GTCCRB,General PWM Timer Compare Capture Register B"
|
|
line.word 0x04 "GTCCRC,General PWM Timer Compare Capture Register C"
|
|
line.word 0x06 "GTCCRD,General PWM Timer Compare Capture Register D"
|
|
line.word 0x08 "GTCCRE,General PWM Timer Compare Capture Register E"
|
|
line.word 0x0A "GTCCRF,General PWM Timer Compare Capture Register F"
|
|
line.word 0x0C "GTPR,General PWM Timer Cycle Setting Register"
|
|
line.word 0x0E "GTPBR,General PWM Timer Cycle Setting Buffer Register"
|
|
line.word 0x10 "GTPDBR,General PWN Timer Cycle Setting Double-Buffer Register"
|
|
rgroup.word (0x280+0x24)++0x01
|
|
line.word 0x00 "GTADTRA,A/D Converter Start Request Timing Register A"
|
|
rgroup.word (0x280+0x2C)++0x01
|
|
line.word 0x00 "GTADTRB,A/D Converter Start Request Timing Register B"
|
|
rgroup.word (0x280+0x26)++0x01
|
|
line.word 0x00 "GTADTBRA,A/D Converter Start Request Timing Buffer Register A"
|
|
rgroup.word (0x280+0x2E)++0x01
|
|
line.word 0x00 "GTADTBRB,A/D Converter Start Request Timing Buffer Register B"
|
|
rgroup.word (0x280+0x28)++0x01
|
|
line.word 0x00 "GTADTDBRA,A/D Converter Start Request Timing Double-Buffer Register A"
|
|
rgroup.word (0x280+0x30)++0x01
|
|
line.word 0x00 "GTADTDBRB,A/D Converter Start Request Timing Double-Buffer Register B"
|
|
if (((per.l(ad:0xA006C000+0x280+0x34))&0x100)==(0x000))
|
|
rgroup.word (0x280+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC3B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC3A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Provided,Not provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC3B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC3A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC3B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC3A pin negate control enable" "Disabled,Enabled"
|
|
else
|
|
rgroup.word (0x280+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC3B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC3A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Not provided,Provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC3B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC3A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC3B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC3A pin negate control enable" "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0x280+0x36)++0x09
|
|
line.word 0x00 "GTDTCR,General PWM Timer Dead Time Control Register"
|
|
bitfld.word 0x00 8. " TDFER ,GTDVD setting" "Separately,Auto"
|
|
bitfld.word 0x00 5. " TDBDE ,GTDVD buffer operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " TDBUE ,GTDVU buffer operation enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 0. " TDE ,Negative-phase waveform setting" "Not GTDVU,GTDVU"
|
|
line.word 0x02 "GTDVA,General PWM Timer Dead Time Value Register A"
|
|
line.word 0x04 "GTDVB,General PWM Timer Dead Time Value Register B"
|
|
line.word 0x06 "GTDBA,General PWM Timer Dead Time Buffer Register A"
|
|
line.word 0x08 "GTDBB,General PWM Timer Dead Time Buffer Register B"
|
|
rgroup.word (0x280+0x40)++0x01
|
|
line.word 0x00 "GTSOS,General PWM timer Output Protection Function Status Register"
|
|
bitfld.word 0x00 0.--1. " SOS ,Output protection function status - GTCCRA value" "Normal operation,= 0 at trough or crest,>= GTPR at trough,>= GTPR at crest"
|
|
rgroup.word (0x280+0x42)++0x01
|
|
line.word 0x00 "GTSOTR,General PWM Timer Output Protection Function Temporary Release Register"
|
|
bitfld.word 0x00 0. " SOTR ,Output protection function temporary release" "Not released,Released"
|
|
else
|
|
group.word (0x280+0x10)++0x11
|
|
line.word 0x00 "GTCCRA,General PWM Timer Compare Capture Register A"
|
|
line.word 0x02 "GTCCRB,General PWM Timer Compare Capture Register B"
|
|
line.word 0x04 "GTCCRC,General PWM Timer Compare Capture Register C"
|
|
line.word 0x06 "GTCCRD,General PWM Timer Compare Capture Register D"
|
|
line.word 0x08 "GTCCRE,General PWM Timer Compare Capture Register E"
|
|
line.word 0x0A "GTCCRF,General PWM Timer Compare Capture Register F"
|
|
line.word 0x0C "GTPR,General PWM Timer Cycle Setting Register"
|
|
line.word 0x0E "GTPBR,General PWM Timer Cycle Setting Buffer Register"
|
|
line.word 0x10 "GTPDBR,General PWN Timer Cycle Setting Double-Buffer Register"
|
|
group.word (0x280+0x24)++0x01
|
|
line.word 0x00 "GTADTRA,A/D Converter Start Request Timing Register A"
|
|
group.word (0x280+0x2C)++0x01
|
|
line.word 0x00 "GTADTRB,A/D Converter Start Request Timing Register B"
|
|
group.word (0x280+0x26)++0x01
|
|
line.word 0x00 "GTADTBRA,A/D Converter Start Request Timing Buffer Register A"
|
|
group.word (0x280+0x2E)++0x01
|
|
line.word 0x00 "GTADTBRB,A/D Converter Start Request Timing Buffer Register B"
|
|
group.word (0x280+0x28)++0x01
|
|
line.word 0x00 "GTADTDBRA,A/D Converter Start Request Timing Double-Buffer Register A"
|
|
group.word (0x280+0x30)++0x01
|
|
line.word 0x00 "GTADTDBRB,A/D Converter Start Request Timing Double-Buffer Register B"
|
|
if (((per.l(ad:0xA006C000+0x280+0x34))&0x100)==(0x000))
|
|
group.word (0x280+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC3B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC3A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Provided,Not provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC3B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC3A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC3B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC3A pin negate control enable" "Disabled,Enabled"
|
|
else
|
|
group.word (0x280+0x34)++0x01
|
|
line.word 0x00 "GTONCR,General PWM Timer Output Negate Control Register"
|
|
bitfld.word 0x00 15. " OBE ,GTIOC3B pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 14. " OAE ,GTIOC3A pin output enable" "No pin output,Pin output"
|
|
bitfld.word 0x00 12. " SWN ,Software negate control" "Not provided,Provided"
|
|
newline
|
|
bitfld.word 0x00 8. " NFV ,Negate source polarity select" "0,1"
|
|
bitfld.word 0x00 4.--7. " NFS ,GTIOC output negate source select" ",,,,,,,GTETRG,Software control,Software control,Software control,Software control,Software control,Software control,Software control,Software control"
|
|
bitfld.word 0x00 3. " NVB ,GTIOC3B pin negate value setting" "0,1"
|
|
newline
|
|
bitfld.word 0x00 2. " NVA ,GTIOC3A pin negate value setting" "0,1"
|
|
bitfld.word 0x00 1. " NEB ,GTIOC3B pin negate control enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " NEA ,GTIOC3A pin negate control enable" "Disabled,Enabled"
|
|
endif
|
|
group.word (0x280+0x36)++0x09
|
|
line.word 0x00 "GTDTCR,General PWM Timer Dead Time Control Register"
|
|
bitfld.word 0x00 8. " TDFER ,GTDVD setting" "Separately,Auto"
|
|
bitfld.word 0x00 5. " TDBDE ,GTDVD buffer operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " TDBUE ,GTDVU buffer operation enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 0. " TDE ,Negative-phase waveform setting" "Not GTDVU,GTDVU"
|
|
line.word 0x02 "GTDVA,General PWM Timer Dead Time Value Register A"
|
|
line.word 0x04 "GTDVB,General PWM Timer Dead Time Value Register B"
|
|
line.word 0x06 "GTDBA,General PWM Timer Dead Time Buffer Register A"
|
|
line.word 0x08 "GTDBB,General PWM Timer Dead Time Buffer Register B"
|
|
rgroup.word (0x280+0x40)++0x01
|
|
line.word 0x00 "GTSOS,General PWM timer Output Protection Function Status Register"
|
|
bitfld.word 0x00 0.--1. " SOS ,Output protection function status - GTCCRA value" "Normal operation,= 0 at trough or crest,>= GTPR at trough,>= GTPR at crest"
|
|
group.word (0x280+0x42)++0x01
|
|
line.word 0x00 "GTSOTR,General PWM Timer Output Protection Function Temporary Release Register"
|
|
bitfld.word 0x00 0. " SOTR ,Output protection function temporary release" "Not released,Released"
|
|
endif
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree.open "TPU (16-bit Timer Pulse Unit)"
|
|
tree "Unit 0"
|
|
base ad:0xA0080100
|
|
width 10.
|
|
tree "TPU0"
|
|
if (((per.l(ad:0xA0080100+0x10))&0x04)==0x00)
|
|
group.byte 0x10++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel,Disabled,TGRC compare match/input capture,TGRD compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x10++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel,Disabled,TGRC compare match/input capture,TGRD compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKA,TCLKB,TCLKC,TCLKD"
|
|
endif
|
|
group.byte (0x10+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 7. " ICSELD ,TGRD input capture input select" "TIOCD0,TIOCC0"
|
|
newline
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB0,TIOCA0"
|
|
newline
|
|
bitfld.byte 0x00 5. " BFB ,Buffer operation B" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,?..."
|
|
group.byte (0x10+0x02)++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control High Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Low Register"
|
|
bitfld.byte 0x01 4.--7. " IOD ,TGRD control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count"
|
|
bitfld.byte 0x01 0.--3. " IOC ,TGRC control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count"
|
|
newline
|
|
group.byte (0x10+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI0V)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TGIED ,TGRD interrupt enable (TGI0D)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGIEC ,TGRC interrupt enable (TGI0C)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI0B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI0A)" "Disabled,Enabled"
|
|
hgroup.byte (0x10+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x10+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
group.word (0x10+0x0C)++0x03
|
|
line.word 0x00 "TGRC,Timer General Register C"
|
|
line.word 0x02 "TGRD,Timer General Register D"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x0)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter enable D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter enable C" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU1"
|
|
if (((per.l(ad:0xA0080100+0x20))&0x04)==0x00)
|
|
group.byte 0x20++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x20++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKA,TCLKB,PCLKD/256,TPU2.TCNT"
|
|
endif
|
|
group.byte (0x20+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB1,TIOCA1"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,?..."
|
|
group.byte (0x20+0x02)++0x01
|
|
line.byte 0x00 "TIOR,Timer I/O Control Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA"
|
|
newline
|
|
group.byte (0x20+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable (TCI1U)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI1V)" "Disabled,Enabled"
|
|
newline
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI1B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI1A)" "Disabled,Enabled"
|
|
hgroup.byte (0x20+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x20+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x1)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU2"
|
|
if (((per.l(ad:0xA0080100+0x30))&0x04)==0x00)
|
|
group.byte 0x30++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x30++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKA,TCLKB,TCLKC,PCLKD/1024"
|
|
endif
|
|
group.byte (0x30+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB2,TIOCA2"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,?..."
|
|
group.byte (0x30+0x02)++0x01
|
|
line.byte 0x00 "TIOR,Timer I/O Control Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Iput capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges"
|
|
newline
|
|
group.byte (0x30+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable (TCI2U)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI2V)" "Disabled,Enabled"
|
|
newline
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI2B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI2A)" "Disabled,Enabled"
|
|
hgroup.byte (0x30+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x30+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x2)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU3"
|
|
if (((per.l(ad:0xA0080100+0x40))&0x04)==0x00)
|
|
group.byte 0x40++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel,Disabled,TGRC compare match/input capture,TGRD compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x40++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel,Disabled,TGRC compare match/input capture,TGRD compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKA,PCLKD/1024,PCLKD/256,PCLKD/4096"
|
|
endif
|
|
group.byte (0x40+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 7. " ICSELD ,TGRD input capture input select" "TIOCD3,TIOCC3"
|
|
newline
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB3,TIOCA3"
|
|
newline
|
|
bitfld.byte 0x00 5. " BFB ,Buffer operation B" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,?..."
|
|
group.byte (0x40+0x02)++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control High Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Low Register"
|
|
bitfld.byte 0x01 4.--7. " IOD ,TGRD control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count"
|
|
bitfld.byte 0x01 0.--3. " IOC ,TGRC control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count"
|
|
newline
|
|
group.byte (0x40+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI3V)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TGIED ,TGRD interrupt enable (TGI3D)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGIEC ,TGRC interrupt enable (TGI3C)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI3B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI3A)" "Disabled,Enabled"
|
|
hgroup.byte (0x40+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x40+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
group.word (0x40+0x0C)++0x03
|
|
line.word 0x00 "TGRC,Timer General Register C"
|
|
line.word 0x02 "TGRD,Timer General Register D"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x3)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter enable D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter enable C" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU4"
|
|
if (((per.l(ad:0xA0080100+0x50))&0x04)==0x00)
|
|
group.byte 0x50++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x50++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKA,TCLKC,PCLKD/1024,TPU5.TCNT"
|
|
endif
|
|
group.byte (0x50+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB4,TIOCA4"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,?..."
|
|
group.byte (0x50+0x02)++0x01
|
|
line.byte 0x00 "TIOR,Timer I/O Control Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA"
|
|
newline
|
|
group.byte (0x50+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable (TCI4U)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI4V)" "Disabled,Enabled"
|
|
newline
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI4B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI4A)" "Disabled,Enabled"
|
|
hgroup.byte (0x50+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x50+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x4)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU5"
|
|
if (((per.l(ad:0xA0080100+0x60))&0x04)==0x00)
|
|
group.byte 0x60++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x60++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKA,TCLKC,PCLKD/256,TCLKD"
|
|
endif
|
|
group.byte (0x60+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB5,TIOCA5"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,?..."
|
|
group.byte (0x60+0x02)++0x01
|
|
line.byte 0x00 "TIOR,Timer I/O Control Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Iput capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges"
|
|
newline
|
|
group.byte (0x60+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable (TCI5U)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI5V)" "Disabled,Enabled"
|
|
newline
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI5B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI5A)" "Disabled,Enabled"
|
|
hgroup.byte (0x60+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x60+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x5)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
tree "Unit 1"
|
|
base ad:0xA0080180
|
|
width 10.
|
|
tree "TPU6"
|
|
if (((per.l(ad:0xA0080180+0x10))&0x04)==0x00)
|
|
group.byte 0x10++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel,Disabled,TGRC compare match/input capture,TGRD compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x10++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel,Disabled,TGRC compare match/input capture,TGRD compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKE,TCLKF,TCLKG,TCLKH"
|
|
endif
|
|
group.byte (0x10+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 7. " ICSELD ,TGRD input capture input select" "TIOCD6,TIOCC6"
|
|
newline
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB6,TIOCA6"
|
|
newline
|
|
bitfld.byte 0x00 5. " BFB ,Buffer operation B" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,?..."
|
|
group.byte (0x10+0x02)++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control High Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Low Register"
|
|
bitfld.byte 0x01 4.--7. " IOD ,TGRD control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count"
|
|
bitfld.byte 0x01 0.--3. " IOC ,TGRC control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count,Input capture at TPU1.TCNT count"
|
|
newline
|
|
group.byte (0x10+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI6V)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TGIED ,TGRD interrupt enable (TGI6D)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGIEC ,TGRC interrupt enable (TGI6C)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI6B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI6A)" "Disabled,Enabled"
|
|
hgroup.byte (0x10+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x10+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
group.word (0x10+0x0C)++0x03
|
|
line.word 0x00 "TGRC,Timer General Register C"
|
|
line.word 0x02 "TGRD,Timer General Register D"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x6)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter enable D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter enable C" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU7"
|
|
if (((per.l(ad:0xA0080180+0x20))&0x04)==0x00)
|
|
group.byte 0x20++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x20++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKE,TCLKF,PCLKD/256,TPU8.TCNT"
|
|
endif
|
|
group.byte (0x20+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB7,TIOCA7"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,?..."
|
|
group.byte (0x20+0x02)++0x01
|
|
line.byte 0x00 "TIOR,Timer I/O Control Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA,Capture input source is TPU0.TGRA"
|
|
newline
|
|
group.byte (0x20+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable (TCI7U)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI7V)" "Disabled,Enabled"
|
|
newline
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI7B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI7A)" "Disabled,Enabled"
|
|
hgroup.byte (0x20+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x20+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x7)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU8"
|
|
if (((per.l(ad:0xA0080180+0x30))&0x04)==0x00)
|
|
group.byte 0x30++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x30++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKE,TCLKF,TCLKG,PCLKD/1024"
|
|
endif
|
|
group.byte (0x30+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB8,TIOCA8"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,?..."
|
|
group.byte (0x30+0x02)++0x01
|
|
line.byte 0x00 "TIOR,Timer I/O Control Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Iput capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges"
|
|
newline
|
|
group.byte (0x30+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable (TCI8U)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI8V)" "Disabled,Enabled"
|
|
newline
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI8B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI8A)" "Disabled,Enabled"
|
|
hgroup.byte (0x30+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x30+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x8)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU9"
|
|
if (((per.l(ad:0xA0080180+0x40))&0x04)==0x00)
|
|
group.byte 0x40++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel,Disabled,TGRC compare match/input capture,TGRD compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x40++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--7. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel,Disabled,TGRC compare match/input capture,TGRD compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKE,PCLKD/1024,PCLKD/256,PCLKD/4096"
|
|
endif
|
|
group.byte (0x40+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 7. " ICSELD ,TGRD input capture input select" "TIOCD9,TIOCC9"
|
|
newline
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB9,TIOCA9"
|
|
newline
|
|
bitfld.byte 0x00 5. " BFB ,Buffer operation B" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,?..."
|
|
group.byte (0x40+0x02)++0x01
|
|
line.byte 0x00 "TIORH,Timer I/O Control High Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count"
|
|
line.byte 0x01 "TIORL,Timer I/O Control Low Register"
|
|
bitfld.byte 0x01 4.--7. " IOD ,TGRD control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count"
|
|
bitfld.byte 0x01 0.--3. " IOC ,TGRC control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count,Input capture at TPU4.TCNT count"
|
|
newline
|
|
group.byte (0x40+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI9V)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " TGIED ,TGRD interrupt enable (TGI9D)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " TGIEC ,TGRC interrupt enable (TGI9C)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI9B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI9A)" "Disabled,Enabled"
|
|
hgroup.byte (0x40+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x40+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
group.word (0x40+0x0C)++0x03
|
|
line.word 0x00 "TGRC,Timer General Register C"
|
|
line.word 0x02 "TGRD,Timer General Register D"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x9)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 3. " NFDEN ,Noise filter enable D" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NFCEN ,Noise filter enable C" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU10"
|
|
if (((per.l(ad:0xA0080180+0x50))&0x04)==0x00)
|
|
group.byte 0x50++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x50++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKE,TCLKG,PCLKD/1024,TPU11.TCNT"
|
|
endif
|
|
group.byte (0x50+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB10,TIOCA10"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,?..."
|
|
group.byte (0x50+0x02)++0x01
|
|
line.byte 0x00 "TIOR,Timer I/O Control Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA,Capture input source is TPU3.TGRA"
|
|
newline
|
|
group.byte (0x50+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable (TCI10U)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI10V)" "Disabled,Enabled"
|
|
newline
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI10B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI10A)" "Disabled,Enabled"
|
|
hgroup.byte (0x50+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x50+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x10)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
tree "TPU11"
|
|
if (((per.l(ad:0xA0080180+0x60))&0x04)==0x00)
|
|
group.byte 0x60++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "PCLKD/1,PCLKD/4,PCLKD/16,PCLKD/64"
|
|
else
|
|
group.byte 0x60++0x00
|
|
line.byte 0x00 "TCR,Timer Control Register"
|
|
bitfld.byte 0x00 5.--6. " CCLR ,Counter clear source select" "Disabled,TGRA compare match/input capture,TGRB compare match/input capture,Counter clearing for another channel"
|
|
newline
|
|
bitfld.byte 0x00 3.--4. " CKEG ,Input clock edge select (Internal/External Clock)" "Falling/Rising,Rising/Falling,Both/Both,Both/Both"
|
|
newline
|
|
bitfld.byte 0x00 2. " TPSC[2] ,Clock select" "Internal,External"
|
|
bitfld.byte 0x00 0.--1. " TPSC[1:0] ,Timer prescaler select" "TCLKE,TCLKG,PCLKD/256,TCLKH"
|
|
endif
|
|
group.byte (0x60+0x01)++0x00
|
|
line.byte 0x00 "TMDR,Timer Mode Register"
|
|
bitfld.byte 0x00 6. " ICSELB ,TGRB input capture input select" "TIOCB11,TIOCA11"
|
|
newline
|
|
bitfld.byte 0x00 4. " BFA ,Buffer operation A" "Normal,Buffer"
|
|
newline
|
|
bitfld.byte 0x00 0.--3. " MD ,Mode select" "Normal operation,,PWM mode 1,PWM mode 2,Phase counting mode 1,Phase counting mode 2,Phase counting mode 3,Phase counting mode 4,?..."
|
|
group.byte (0x60+0x02)++0x01
|
|
line.byte 0x00 "TIOR,Timer I/O Control Register"
|
|
bitfld.byte 0x00 4.--7. " IOB ,TGRB control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Iput capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges"
|
|
bitfld.byte 0x00 0.--3. " IOA ,TGRA control" "Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Output disabled,Low output at compare match,High output at compare match,Toggle output at compare match,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges,Input capture at rising edge,Input capture at falling edge,Input capture at both edges,Input capture at both edges"
|
|
newline
|
|
group.byte (0x60+0x04)++0x00
|
|
line.byte 0x00 "TIER,Timer Interrupt Enable Register"
|
|
bitfld.byte 0x00 7. " TTGE ,A/D Conversion start request enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 5. " TCIEU ,Underflow interrupt enable (TCI11U)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " TCIEV ,Overflow interrupt enable (TCI11V)" "Disabled,Enabled"
|
|
newline
|
|
newline
|
|
bitfld.byte 0x00 1. " TGIEB ,TGRB interrupt enable (TGI11B)" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TGIEA ,TGRA interrupt enable (TGI11A)" "Disabled,Enabled"
|
|
hgroup.byte (0x60+0x05)++0x00
|
|
hide.byte 0x00 "TSR,Timer Status Register"
|
|
in
|
|
group.word (0x60+0x06)++0x05
|
|
line.word 0x00 "TCNT,Timer Counter"
|
|
line.word 0x02 "TGRA,Timer General Register A"
|
|
line.word 0x04 "TGRB,Timer General Register B"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte (0x08+0x11)++0x00
|
|
line.byte 0x00 "NFCR,Noise Filter Control Register"
|
|
bitfld.byte 0x00 4.--5. " NFCS ,Noise filter clock select" "PCLKD/1,PCLKD/8,PCLKD/32,Counting CLK"
|
|
newline
|
|
bitfld.byte 0x00 1. " NFBEN ,Noise filter enable B" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " NFAEN ,Noise filter enable A" "Disabled,Enabled"
|
|
endif
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
endif
|
|
tree "Common Registers"
|
|
base ad:0xA0080180
|
|
width 10.
|
|
group.byte 0x00++0x01
|
|
line.byte 0x00 "TSTRA,Timer Start Register"
|
|
bitfld.byte 0x00 5. " CST5 ,Counter start 5" "Stopped,Started"
|
|
bitfld.byte 0x00 4. " CST4 ,Counter start 4" "Stopped,Started"
|
|
bitfld.byte 0x00 3. " CST3 ,Counter start 3" "Stopped,Started"
|
|
newline
|
|
bitfld.byte 0x00 2. " CST2 ,Counter start 2" "Stopped,Started"
|
|
bitfld.byte 0x00 1. " CST1 ,Counter start 1" "Stopped,Started"
|
|
bitfld.byte 0x00 0. " CST0 ,Counter start 0" "Stopped,Started"
|
|
line.byte 0x01 "TSYRA,Timer Synchronous Register"
|
|
bitfld.byte 0x01 5. " SYNC5 ,Timer synchronization 5" "Independently,Synchronous"
|
|
bitfld.byte 0x01 4. " SYNC4 ,Timer synchronization 4" "Independently,Synchronous"
|
|
bitfld.byte 0x01 3. " SYNC3 ,Timer synchronization 3" "Independently,Synchronous"
|
|
newline
|
|
bitfld.byte 0x01 2. " SYNC2 ,Timer synchronization 2" "Independently,Synchronous"
|
|
bitfld.byte 0x01 1. " SYNC1 ,Timer synchronization 1" "Independently,Synchronous"
|
|
bitfld.byte 0x01 0. " SYNC0 ,Timer synchronization 0" "Independently,Synchronous"
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
group.byte 0x70++0x01
|
|
line.byte 0x00 "TSTRB,Timer Start Register"
|
|
bitfld.byte 0x00 5. " CST5 ,Counter start 5" "Stopped,Started"
|
|
bitfld.byte 0x00 4. " CST4 ,Counter start 4" "Stopped,Started"
|
|
bitfld.byte 0x00 3. " CST3 ,Counter start 3" "Stopped,Started"
|
|
newline
|
|
bitfld.byte 0x00 2. " CST2 ,Counter start 2" "Stopped,Started"
|
|
bitfld.byte 0x00 1. " CST1 ,Counter start 1" "Stopped,Started"
|
|
bitfld.byte 0x00 0. " CST0 ,Counter start 0" "Stopped,Started"
|
|
line.byte 0x01 "TSYRB,Timer Synchronous Register"
|
|
bitfld.byte 0x01 5. " SYNC5 ,Timer synchronization 5" "Independently,Synchronous"
|
|
bitfld.byte 0x01 4. " SYNC4 ,Timer synchronization 4" "Independently,Synchronous"
|
|
bitfld.byte 0x01 3. " SYNC3 ,Timer synchronization 3" "Independently,Synchronous"
|
|
newline
|
|
bitfld.byte 0x01 2. " SYNC2 ,Timer synchronization 2" "Independently,Synchronous"
|
|
bitfld.byte 0x01 1. " SYNC1 ,Timer synchronization 1" "Independently,Synchronous"
|
|
bitfld.byte 0x01 0. " SYNC0 ,Timer synchronization 0" "Independently,Synchronous"
|
|
endif
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "PWMFBSLR,PWM Feedback Select Register"
|
|
bitfld.long 0x00 10.--12. " FBSL1 ,PWM feedback input source select 1" ",,,,MTU3/4,MTU6/7,GPT0/2,?..."
|
|
sif !cpuis("R7S910001")&&!cpuis("R7S910101")
|
|
bitfld.long 0x00 8. " TPU1EN ,TPU(Unit 1) internal PWM feedback enable" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.long 0x00 2.--4. " FBSL0 ,Internal PWM feedback input source select 0" ",,,,MTU3/4,MTU6/7,GPT0/2,?..."
|
|
bitfld.long 0x00 0. " TPU0EN ,TPU(Unit 0) internal PWM feedback enable" "Disabled,Enabled"
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree.open "PPG (Programmable Pulse Generator)"
|
|
tree "PPG0"
|
|
base ad:0xA0080500
|
|
width 9.
|
|
group.byte 0x08++0x03
|
|
line.byte 0x00 "NDERH,Next Data Enable Register H"
|
|
bitfld.byte 0x00 7. " NDER[15] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " [14] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " [13] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " [12] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " [11] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " [10] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " [9] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " [8] ,Next data transfer enable" "Disabled,Enabled"
|
|
line.byte 0x01 "NDERL,Next Data Enable Register L"
|
|
bitfld.byte 0x01 7. " NDER[7] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 6. " [6] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 5. " [5] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 4. " [4] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 3. " [3] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 2. " [2] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 1. " [1] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " [0] ,Next data transfer enable" "Disabled,Enabled"
|
|
line.byte 0x02 "PODRH,Output Data Register H"
|
|
bitfld.byte 0x02 7. " POD[15] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 6. " [14] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 5. " [13] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 4. " [12] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 3. " [11] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 2. " [10] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 1. " [9] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 0. " [8] ,Output data register" "Low,High"
|
|
line.byte 0x03 "PODRL,Output Data Register L"
|
|
bitfld.byte 0x03 7. " POD[7] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 6. " [6] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 5. " [5] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 4. " [4] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 3. " [3] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 2. " [2] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 1. " [1] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 0. " [0] ,Output data register" "Low,High"
|
|
if (((per.b(ad:0xA0080500+0x06))&0xF0)==(0x00||0x50||0xA0||0xF0))
|
|
group.byte 0x0C++0x00
|
|
line.byte 0x00 "NDRH,Next Data Register H"
|
|
bitfld.byte 0x00 7. " NDR[15] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 6. " [14] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 5. " [13] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 4. " [12] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 3. " [11] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 2. " [10] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 1. " [9] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 0. " [8] ,Next data register" "Low,High"
|
|
else
|
|
group.byte 0x0C++0x00
|
|
line.byte 0x00 "NDRH[1],Next Data Register H"
|
|
bitfld.byte 0x00 7. " NDR[15] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 6. " [14] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 5. " [13] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 4. " [12] ,Next data register" "Low,High"
|
|
group.byte 0x0D++0x00
|
|
line.byte 0x00 "NDRH[2],Next Data Register H"
|
|
bitfld.byte 0x00 3. " NDR[11] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 2. " [10] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 1. " [9] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 0. " [8] ,Next data register" "Low,High"
|
|
endif
|
|
if (((per.b(ad:0xA0080500+0x06))&0x0F)==(0x00||0x05||0x0A||0x0F))
|
|
group.byte 0x0D++0x00
|
|
line.byte 0x00 "NDRL,Next Data Register L"
|
|
bitfld.byte 0x00 7. " NDR[7] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 6. " [6] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 5. " [5] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 4. " [4] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 3. " [3] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 2. " [2] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 1. " [1] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 0. " [0] ,Next data register" "Low,High"
|
|
else
|
|
group.byte 0x0D++0x00
|
|
line.byte 0x00 "NDRL[1],Next Data Register L"
|
|
bitfld.byte 0x00 7. " NDR[7] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 6. " [6] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 5. " [5] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 4. " [4] ,Next data register" "Low,High"
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "NDRL[2],Next Data Register L"
|
|
bitfld.byte 0x00 3. " NDR[3] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 2. " [2] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 1. " [1] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 0. " [0] ,Next data register" "Low,High"
|
|
endif
|
|
group.byte 0x06++0x01
|
|
line.byte 0x00 "PCR,PPG Output Control Register"
|
|
bitfld.byte 0x00 6.--7. " G3CMS[1:0] ,Group 3 compare match select" "MTU0,MTU1,MTU2,MTU3"
|
|
bitfld.byte 0x00 4.--5. " G2CMS[1:0] ,Group 2 compare match select" "MTU0,MTU1,MTU2,MTU3"
|
|
bitfld.byte 0x00 2.--3. " G1CMS[1:0] ,Group 1 compare match select" "MTU0,MTU1,MTU2,MTU3"
|
|
bitfld.byte 0x00 0.--1. " G0CMS[1:0] ,Group 0 compare match select" "MTU0,MTU1,MTU2,MTU3"
|
|
line.byte 0x01 "PMR,PPG Output Mode Register"
|
|
bitfld.byte 0x01 7. " G3INV ,Group 3 output polarity invert" "Inverted,Direct"
|
|
bitfld.byte 0x01 6. " G2INV ,Group 2 output polarity invert" "Inverted,Direct"
|
|
bitfld.byte 0x01 5. " G1INV ,Group 1 output polarity invert" "Inverted,Direct"
|
|
bitfld.byte 0x01 4. " G0INV ,Group 0 output polarity invert" "Inverted,Direct"
|
|
newline
|
|
bitfld.byte 0x01 3. " G3NOV ,Group 3 non-overlap" "Normal,Non-Overlap"
|
|
bitfld.byte 0x01 2. " G2NOV ,Group 2 non-overlap" "Normal,Non-Overlap"
|
|
bitfld.byte 0x01 1. " G1NOV ,Group 1 non-overlap" "Normal,Non-Overlap"
|
|
bitfld.byte 0x01 0. " G0NOV ,Group 0 non-overlap" "Normal,Non-Overlap"
|
|
width 0x0B
|
|
tree.end
|
|
tree "PPG1"
|
|
base ad:0xA0080510
|
|
width 9.
|
|
group.byte 0x10++0x00
|
|
line.byte 0x00 "PTRSLR,PPG Trigger Select Register"
|
|
bitfld.byte 0x00 0. " PTRSL ,PPG trigger select" "MTU0 to MTU3,TPU0 to TPU3"
|
|
newline
|
|
group.byte 0x08++0x03
|
|
line.byte 0x00 "NDERH,Next Data Enable Register H"
|
|
bitfld.byte 0x00 7. " NDER[15] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " [14] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " [13] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " [12] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " [11] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " [10] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " [9] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " [8] ,Next data transfer enable" "Disabled,Enabled"
|
|
line.byte 0x01 "NDERL,Next Data Enable Register L"
|
|
bitfld.byte 0x01 7. " NDER[7] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 6. " [6] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 5. " [5] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 4. " [4] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 3. " [3] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 2. " [2] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 1. " [1] ,Next data transfer enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " [0] ,Next data transfer enable" "Disabled,Enabled"
|
|
line.byte 0x02 "PODRH,Output Data Register H"
|
|
bitfld.byte 0x02 7. " POD[15] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 6. " [14] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 5. " [13] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 4. " [12] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 3. " [11] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 2. " [10] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 1. " [9] ,Output data register" "Low,High"
|
|
bitfld.byte 0x02 0. " [8] ,Output data register" "Low,High"
|
|
line.byte 0x03 "PODRL,Output Data Register L"
|
|
bitfld.byte 0x03 7. " POD[7] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 6. " [6] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 5. " [5] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 4. " [4] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 3. " [3] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 2. " [2] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 1. " [1] ,Output data register" "Low,High"
|
|
bitfld.byte 0x03 0. " [0] ,Output data register" "Low,High"
|
|
if (((per.b(ad:0xA0080510+0x06))&0xF0)==(0x00||0x50||0xA0||0xF0))
|
|
group.byte 0x0C++0x00
|
|
line.byte 0x00 "NDRH,Next Data Register H"
|
|
bitfld.byte 0x00 7. " NDR[15] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 6. " [14] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 5. " [13] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 4. " [12] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 3. " [11] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 2. " [10] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 1. " [9] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 0. " [8] ,Next data register" "Low,High"
|
|
else
|
|
group.byte 0x0C++0x00
|
|
line.byte 0x00 "NDRH[1],Next Data Register H"
|
|
bitfld.byte 0x00 7. " NDR[15] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 6. " [14] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 5. " [13] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 4. " [12] ,Next data register" "Low,High"
|
|
group.byte 0x0D++0x00
|
|
line.byte 0x00 "NDRH[2],Next Data Register H"
|
|
bitfld.byte 0x00 3. " NDR[11] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 2. " [10] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 1. " [9] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 0. " [8] ,Next data register" "Low,High"
|
|
endif
|
|
if (((per.b(ad:0xA0080510+0x06))&0x0F)==(0x00||0x05||0x0A||0x0F))
|
|
group.byte 0x0D++0x00
|
|
line.byte 0x00 "NDRL,Next Data Register L"
|
|
bitfld.byte 0x00 7. " NDR[7] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 6. " [6] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 5. " [5] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 4. " [4] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 3. " [3] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 2. " [2] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 1. " [1] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 0. " [0] ,Next data register" "Low,High"
|
|
else
|
|
group.byte 0x0D++0x00
|
|
line.byte 0x00 "NDRL[1],Next Data Register L"
|
|
bitfld.byte 0x00 7. " NDR[7] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 6. " [6] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 5. " [5] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 4. " [4] ,Next data register" "Low,High"
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "NDRL[2],Next Data Register L"
|
|
bitfld.byte 0x00 3. " NDR[3] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 2. " [2] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 1. " [1] ,Next data register" "Low,High"
|
|
bitfld.byte 0x00 0. " [0] ,Next data register" "Low,High"
|
|
endif
|
|
group.byte 0x06++0x01
|
|
line.byte 0x00 "PCR,PPG Output Control Register"
|
|
bitfld.byte 0x00 6.--7. " G3CMS[1:0] ,Group 3 compare match select" "MTU0,MTU1,MTU2,MTU3"
|
|
bitfld.byte 0x00 4.--5. " G2CMS[1:0] ,Group 2 compare match select" "MTU0,MTU1,MTU2,MTU3"
|
|
bitfld.byte 0x00 2.--3. " G1CMS[1:0] ,Group 1 compare match select" "MTU0,MTU1,MTU2,MTU3"
|
|
bitfld.byte 0x00 0.--1. " G0CMS[1:0] ,Group 0 compare match select" "MTU0,MTU1,MTU2,MTU3"
|
|
line.byte 0x01 "PMR,PPG Output Mode Register"
|
|
bitfld.byte 0x01 7. " G3INV ,Group 3 output polarity invert" "Inverted,Direct"
|
|
bitfld.byte 0x01 6. " G2INV ,Group 2 output polarity invert" "Inverted,Direct"
|
|
bitfld.byte 0x01 5. " G1INV ,Group 1 output polarity invert" "Inverted,Direct"
|
|
bitfld.byte 0x01 4. " G0INV ,Group 0 output polarity invert" "Inverted,Direct"
|
|
newline
|
|
bitfld.byte 0x01 3. " G3NOV ,Group 3 non-overlap" "Normal,Non-Overlap"
|
|
bitfld.byte 0x01 2. " G2NOV ,Group 2 non-overlap" "Normal,Non-Overlap"
|
|
bitfld.byte 0x01 1. " G1NOV ,Group 1 non-overlap" "Normal,Non-Overlap"
|
|
bitfld.byte 0x01 0. " G0NOV ,Group 0 non-overlap" "Normal,Non-Overlap"
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree.open "CMT (Compare Match Timer)"
|
|
base ad:0xA0080000
|
|
tree "Unit 0"
|
|
width 8.
|
|
tree "CMT 0"
|
|
group.word (0x0+0x02)++0x01
|
|
line.word 0x00 "CMCR,Compare Match Timer Control Register"
|
|
bitfld.word 0x00 6. " CMIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLKD/8,PCLKD/32,PCLKD/128,PCLKD/512"
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK/8,PCLK/32,PCLK/128,PCLK/512"
|
|
endif
|
|
group.word (0x0+0x04)++0x01
|
|
line.word 0x00 "CMCNT,Compare Match Counter"
|
|
group.word (0x0+0x06)++0x01
|
|
line.word 0x00 "CMCOR,Compare Match Constant Register"
|
|
tree.end
|
|
tree "CMT 1"
|
|
group.word (0x6+0x02)++0x01
|
|
line.word 0x00 "CMCR,Compare Match Timer Control Register"
|
|
bitfld.word 0x00 6. " CMIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLKD/8,PCLKD/32,PCLKD/128,PCLKD/512"
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK/8,PCLK/32,PCLK/128,PCLK/512"
|
|
endif
|
|
group.word (0x6+0x04)++0x01
|
|
line.word 0x00 "CMCNT,Compare Match Counter"
|
|
group.word (0x6+0x06)++0x01
|
|
line.word 0x00 "CMCOR,Compare Match Constant Register"
|
|
tree.end
|
|
tree "Common Registers"
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "CMSTR0,Compare Match Timer Start Register 0"
|
|
bitfld.word 0x00 1. " STR1 ,Count start 1 (CMT1.CMCNT)" "Stopped,Started"
|
|
bitfld.word 0x00 0. " STR0 ,Count start 0 (CMT0.CMCNT)" "Stopped,Started"
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree "Unit 1"
|
|
width 8.
|
|
tree "CMT 2"
|
|
group.word (0x20+0x02)++0x01
|
|
line.word 0x00 "CMCR,Compare Match Timer Control Register"
|
|
bitfld.word 0x00 6. " CMIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLKD/8,PCLKD/32,PCLKD/128,PCLKD/512"
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK/8,PCLK/32,PCLK/128,PCLK/512"
|
|
endif
|
|
group.word (0x20+0x04)++0x01
|
|
line.word 0x00 "CMCNT,Compare Match Counter"
|
|
group.word (0x20+0x06)++0x01
|
|
line.word 0x00 "CMCOR,Compare Match Constant Register"
|
|
tree.end
|
|
tree "CMT 3"
|
|
group.word (0x26+0x02)++0x01
|
|
line.word 0x00 "CMCR,Compare Match Timer Control Register"
|
|
bitfld.word 0x00 6. " CMIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLKD/8,PCLKD/32,PCLKD/128,PCLKD/512"
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK/8,PCLK/32,PCLK/128,PCLK/512"
|
|
endif
|
|
group.word (0x26+0x04)++0x01
|
|
line.word 0x00 "CMCNT,Compare Match Counter"
|
|
group.word (0x26+0x06)++0x01
|
|
line.word 0x00 "CMCOR,Compare Match Constant Register"
|
|
tree.end
|
|
tree "Common Registers"
|
|
group.word 0x20++0x01
|
|
line.word 0x00 "CMSTR1,Compare Match Timer Start Register 1"
|
|
bitfld.word 0x00 1. " STR3 ,Count start 3 (CMT3.CMCNT)" "Stopped,Started"
|
|
bitfld.word 0x00 0. " STR2 ,Count start 2 (CMT2.CMCNT)" "Stopped,Started"
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree "Unit 2"
|
|
width 8.
|
|
tree "CMT 4"
|
|
group.word (0x40+0x02)++0x01
|
|
line.word 0x00 "CMCR,Compare Match Timer Control Register"
|
|
bitfld.word 0x00 6. " CMIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLKD/8,PCLKD/32,PCLKD/128,PCLKD/512"
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK/8,PCLK/32,PCLK/128,PCLK/512"
|
|
endif
|
|
group.word (0x40+0x04)++0x01
|
|
line.word 0x00 "CMCNT,Compare Match Counter"
|
|
group.word (0x40+0x06)++0x01
|
|
line.word 0x00 "CMCOR,Compare Match Constant Register"
|
|
tree.end
|
|
tree "CMT 5"
|
|
group.word (0x46+0x02)++0x01
|
|
line.word 0x00 "CMCR,Compare Match Timer Control Register"
|
|
bitfld.word 0x00 6. " CMIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLKD/8,PCLKD/32,PCLKD/128,PCLKD/512"
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK/8,PCLK/32,PCLK/128,PCLK/512"
|
|
endif
|
|
group.word (0x46+0x04)++0x01
|
|
line.word 0x00 "CMCNT,Compare Match Counter"
|
|
group.word (0x46+0x06)++0x01
|
|
line.word 0x00 "CMCOR,Compare Match Constant Register"
|
|
tree.end
|
|
tree "Common Registers"
|
|
group.word 0x40++0x01
|
|
line.word 0x00 "CMSTR2,Compare Match Timer Start Register 2"
|
|
bitfld.word 0x00 1. " STR5 ,Count start 5 (CMT3.CMCNT)" "Stopped,Started"
|
|
bitfld.word 0x00 0. " STR4 ,Count start 4 (CMT2.CMCNT)" "Stopped,Started"
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree.open "CMTW (Compare Match Timer W)"
|
|
base ad:0xA0080300
|
|
tree "CMTW0"
|
|
width 9.
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "CMWSTR,Timer Start Register"
|
|
bitfld.word 0x00 0. " STR ,Count start (CMWCNT)" "Stopped,Started"
|
|
group.word (0x00+0x04)++0x01
|
|
line.word 0x00 "CMWCR,Timer Control Register "
|
|
bitfld.word 0x00 13.--15. " CCLR ,Counter clear (CMWCNT is cleared by)" "CMWCOR,Not cleared,Not cleared,Not cleared,CMWICR0,CMWICR1,CMWOCR0,CMWOCR1"
|
|
bitfld.word 0x00 9. " CMS ,Timer counter size" "32 bits,16 bits"
|
|
bitfld.word 0x00 7. " OC1IE ,Output compare 1 interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 6. " OC0IE ,Output compare 0 interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " IC1IE ,Input capture 1 interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " IC0IE ,Input capture 0 interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " CMWIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLKD/8,PCLKD/32,PCLKD/128,PCLKD/512"
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK/8,PCLK/32,PCLK/128,PCLK/512"
|
|
endif
|
|
group.word (0x00+0x08)++0x01
|
|
line.word 0x00 "CMWIOR,Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " CMWE ,Compare match enable (CMWCOR)" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " OC1E ,Compare match enable 1 (CMWOCR1)" "Disabled,Enabled"
|
|
bitfld.word 0x00 12. " OC0E ,Compare match enable 0 (CMWOCR0)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 10.--11. " OC1 ,Output compare control 1" "Retains,Initially 0,Initially 1,?..."
|
|
bitfld.word 0x00 8.--9. " OC0 ,Output compare control 0" "Retains,Initially 0,Initially 1,?..."
|
|
bitfld.word 0x00 5. " IC1E ,Input capture enable 1 (CMWICR1)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 4. " IC0E ,Input capture enable 0 (CMWICR0)" "Disabled,Enabled"
|
|
bitfld.word 0x00 2.--3. " IC1 ,Input capture control 1" "Rising,Falling,Both,?..."
|
|
bitfld.word 0x00 0.--1. " IC0 ,Input compare control 0" "Rising,Falling,Both,?..."
|
|
if (((per.w(ad:0xA0080300+0x4))&0x200)!=0x0)
|
|
group.long (0x00+0x10)++0x07
|
|
line.long 0x00 "CMWCNT,Timer Counter"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWCNT ,Timer counter"
|
|
line.long 0x04 "CMWCOR,Compare Match Constant Register"
|
|
hexmask.long.word 0x04 0.--15. 1. " CMWCOR ,Compare match constant register"
|
|
rgroup.long (0x00+0x18)++0x03
|
|
line.long 0x00 "CMWICR0,Input Capture Registers 0"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWICR0 ,Input capture registers 0"
|
|
group.long (0x00+0x18+0x08)++0x03
|
|
line.long 0x00 "CMWOCR0,Output Compare Registers 0"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWOCR0 ,Output compare registers 0"
|
|
rgroup.long (0x00+0x1C)++0x03
|
|
line.long 0x00 "CMWICR1,Input Capture Registers 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWICR1 ,Input capture registers 1"
|
|
group.long (0x00+0x1C+0x08)++0x03
|
|
line.long 0x00 "CMWOCR1,Output Compare Registers 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWOCR1 ,Output compare registers 1"
|
|
else
|
|
group.long (0x00+0x10)++0x07
|
|
line.long 0x00 "CMWCNT,Timer Counter"
|
|
line.long 0x04 "CMWCOR,Compare Match Constant Register"
|
|
rgroup.long (0x00+0x18)++0x03
|
|
line.long 0x00 "CMWICR0,Input Capture Registers 0"
|
|
group.long (0x00+0x18+0x08)++0x03
|
|
line.long 0x00 "CMWOCR0,Output Compare Registers 0"
|
|
rgroup.long (0x00+0x1C)++0x03
|
|
line.long 0x00 "CMWICR1,Input Capture Registers 1"
|
|
group.long (0x00+0x1C+0x08)++0x03
|
|
line.long 0x00 "CMWOCR1,Output Compare Registers 1"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "CMTW1"
|
|
width 9.
|
|
group.word 0x80++0x01
|
|
line.word 0x00 "CMWSTR,Timer Start Register"
|
|
bitfld.word 0x00 0. " STR ,Count start (CMWCNT)" "Stopped,Started"
|
|
group.word (0x80+0x04)++0x01
|
|
line.word 0x00 "CMWCR,Timer Control Register "
|
|
bitfld.word 0x00 13.--15. " CCLR ,Counter clear (CMWCNT is cleared by)" "CMWCOR,Not cleared,Not cleared,Not cleared,CMWICR0,CMWICR1,CMWOCR0,CMWOCR1"
|
|
bitfld.word 0x00 9. " CMS ,Timer counter size" "32 bits,16 bits"
|
|
bitfld.word 0x00 7. " OC1IE ,Output compare 1 interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 6. " OC0IE ,Output compare 0 interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " IC1IE ,Input capture 1 interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " IC0IE ,Input capture 0 interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " CMWIE ,Compare match interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLKD/8,PCLKD/32,PCLKD/128,PCLKD/512"
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK/8,PCLK/32,PCLK/128,PCLK/512"
|
|
endif
|
|
group.word (0x80+0x08)++0x01
|
|
line.word 0x00 "CMWIOR,Timer I/O Control Register"
|
|
bitfld.word 0x00 15. " CMWE ,Compare match enable (CMWCOR)" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " OC1E ,Compare match enable 1 (CMWOCR1)" "Disabled,Enabled"
|
|
bitfld.word 0x00 12. " OC0E ,Compare match enable 0 (CMWOCR0)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 10.--11. " OC1 ,Output compare control 1" "Retains,Initially 0,Initially 1,?..."
|
|
bitfld.word 0x00 8.--9. " OC0 ,Output compare control 0" "Retains,Initially 0,Initially 1,?..."
|
|
bitfld.word 0x00 5. " IC1E ,Input capture enable 1 (CMWICR1)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 4. " IC0E ,Input capture enable 0 (CMWICR0)" "Disabled,Enabled"
|
|
bitfld.word 0x00 2.--3. " IC1 ,Input capture control 1" "Rising,Falling,Both,?..."
|
|
bitfld.word 0x00 0.--1. " IC0 ,Input compare control 0" "Rising,Falling,Both,?..."
|
|
if (((per.w(ad:0xA0080380+0x4))&0x200)!=0x0)
|
|
group.long (0x80+0x10)++0x07
|
|
line.long 0x00 "CMWCNT,Timer Counter"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWCNT ,Timer counter"
|
|
line.long 0x04 "CMWCOR,Compare Match Constant Register"
|
|
hexmask.long.word 0x04 0.--15. 1. " CMWCOR ,Compare match constant register"
|
|
rgroup.long (0x80+0x18)++0x03
|
|
line.long 0x00 "CMWICR0,Input Capture Registers 0"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWICR0 ,Input capture registers 0"
|
|
group.long (0x80+0x18+0x08)++0x03
|
|
line.long 0x00 "CMWOCR0,Output Compare Registers 0"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWOCR0 ,Output compare registers 0"
|
|
rgroup.long (0x80+0x1C)++0x03
|
|
line.long 0x00 "CMWICR1,Input Capture Registers 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWICR1 ,Input capture registers 1"
|
|
group.long (0x80+0x1C+0x08)++0x03
|
|
line.long 0x00 "CMWOCR1,Output Compare Registers 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMWOCR1 ,Output compare registers 1"
|
|
else
|
|
group.long (0x80+0x10)++0x07
|
|
line.long 0x00 "CMWCNT,Timer Counter"
|
|
line.long 0x04 "CMWCOR,Compare Match Constant Register"
|
|
rgroup.long (0x80+0x18)++0x03
|
|
line.long 0x00 "CMWICR0,Input Capture Registers 0"
|
|
group.long (0x80+0x18+0x08)++0x03
|
|
line.long 0x00 "CMWOCR0,Output Compare Registers 0"
|
|
rgroup.long (0x80+0x1C)++0x03
|
|
line.long 0x00 "CMWICR1,Input Capture Registers 1"
|
|
group.long (0x80+0x1C+0x08)++0x03
|
|
line.long 0x00 "CMWOCR1,Output Compare Registers 1"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "Common"
|
|
base ad:0xA0080400
|
|
width 10.
|
|
group.long 0x00++0x07
|
|
line.long 0x00 "NFCR0,Digital Noise Filter Control Register 0"
|
|
bitfld.long 0x00 2.--3. " NFCS0 ,Digital noise filter clock select 0" "PCLKD/1,PCLKD/8,PCLKD/32,PCLKD/64"
|
|
bitfld.long 0x00 1. " NF1EN ,Digital noise filter enable 1" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " NF0EN ,Digital noise filter enable 0" "Disabled,Enabled"
|
|
line.long 0x04 "NFCR1,Digital Noise Filter Control Register 1"
|
|
bitfld.long 0x04 2.--3. " NFCS1 ,Digital noise filter clock select 1" "PCLKD/1,PCLKD/8,PCLKD/32,PCLKD/64"
|
|
bitfld.long 0x04 1. " NF3EN ,Digital noise filter enable 3" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " NF2EN ,Digital noise filter enable 2" "Disabled,Enabled"
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "ECDMESLR,ECM Dynamic Mode Error Output Select Register"
|
|
bitfld.long 0x00 0.--2. " DMERSL ,ECM dynamic mode error output select" "Fixed,CMTW0.CMWCOR0,CMTW0.CMWCOR1,CMTW1.CMWCOR0,CMTW1.CMWCOR1,?..."
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree.open "WDT (Watchdog Timer)"
|
|
tree "WDT 0"
|
|
base ad:0xA0080600
|
|
width 8.
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "WDTRR,WDT Refresh Register"
|
|
group.word 0x02++0x03
|
|
line.word 0x00 "WDTCR,WDT Control Register"
|
|
bitfld.word 0x00 12.--13. " RPSS ,Window start position selection" "25%,50%,75%,100%"
|
|
bitfld.word 0x00 8.--9. " RPES ,Window end position selection" "75%,50%,25%,0%"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 4.--7. " CKS ,Clock division ratio selection" ",PCLKE/4,,,PCLKE/64,,PCLKE/512,PCLKE/2048,PCLKE/8192,,,,,,,PCLKE/128"
|
|
else
|
|
bitfld.word 0x00 4.--7. " CKS ,Clock division ratio selection" ",PCLK/4,,,PCLK/64,,PCLK/512,PCLK/2048,PCLK/8192,,,,,,,PCLK/128"
|
|
endif
|
|
bitfld.word 0x00 0.--1. " TOPS ,Time-out period selection" "1024 cycles,4096 cycles,8192 cycles,16384 cycles"
|
|
line.word 0x02 "WDTSR,WDT Status Register"
|
|
bitfld.word 0x02 15. " REFEF ,Refresh error flag" "Not occurred,Occurred"
|
|
bitfld.word 0x02 14. " UNDFF ,Underflow flag" "Not occurred,Occurred"
|
|
hexmask.word 0x02 0.--13. 1. " CNTVAL ,Down-counter value"
|
|
group.byte 0x06++0x0
|
|
line.byte 0x00 "WDTRCR,WDT Reset Control Register"
|
|
sif cpuis("R7S910*")
|
|
bitfld.byte 0x00 7. " RSTIRQS ,Reset interrupt request selection - Error notification to ECM" "Permitted,Not performed"
|
|
else
|
|
bitfld.byte 0x00 7. " RSTIRQS ,Reset interrupt request selection" "Non-maskable,Reset"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "WDT 1"
|
|
base ad:0xA0080620
|
|
width 8.
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "WDTRR,WDT Refresh Register"
|
|
group.word 0x02++0x03
|
|
line.word 0x00 "WDTCR,WDT Control Register"
|
|
bitfld.word 0x00 12.--13. " RPSS ,Window start position selection" "25%,50%,75%,100%"
|
|
bitfld.word 0x00 8.--9. " RPES ,Window end position selection" "75%,50%,25%,0%"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 4.--7. " CKS ,Clock division ratio selection" ",PCLKE/4,,,PCLKE/64,,PCLKE/512,PCLKE/2048,PCLKE/8192,,,,,,,PCLKE/128"
|
|
else
|
|
bitfld.word 0x00 4.--7. " CKS ,Clock division ratio selection" ",PCLK/4,,,PCLK/64,,PCLK/512,PCLK/2048,PCLK/8192,,,,,,,PCLK/128"
|
|
endif
|
|
bitfld.word 0x00 0.--1. " TOPS ,Time-out period selection" "1024 cycles,4096 cycles,8192 cycles,16384 cycles"
|
|
line.word 0x02 "WDTSR,WDT Status Register"
|
|
bitfld.word 0x02 15. " REFEF ,Refresh error flag" "Not occurred,Occurred"
|
|
bitfld.word 0x02 14. " UNDFF ,Underflow flag" "Not occurred,Occurred"
|
|
hexmask.word 0x02 0.--13. 1. " CNTVAL ,Down-counter value"
|
|
group.byte 0x06++0x0
|
|
line.byte 0x00 "WDTRCR,WDT Reset Control Register"
|
|
sif cpuis("R7S910*")
|
|
bitfld.byte 0x00 7. " RSTIRQS ,Reset interrupt request selection - Error notification to ECM" "Permitted,Not performed"
|
|
else
|
|
bitfld.byte 0x00 7. " RSTIRQS ,Reset interrupt request selection" "Non-maskable,Reset"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree "IWDT (Independent Watchdog Timer)"
|
|
base ad:0xA0080700
|
|
width 11.
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "IWDTRR,IWDT Refresh Register"
|
|
group.word 0x02++0x03
|
|
line.word 0x00 "IWDTCR,IWDT Control Register"
|
|
bitfld.word 0x00 12.--13. " RPSS ,Window start position selection" "25%,50%,75%,100%"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 8.--9. " RPES ,Window end position selection" "75%,50%,25%,0%"
|
|
else
|
|
bitfld.word 0x00 8.--9. " RRES ,Window end position selection" "75%,50%,25%,0%"
|
|
endif
|
|
bitfld.word 0x00 4.--7. " CKS ,Clock division ratio selection" "IWDTCLK,,IWDTCLK/16,IWDTCLK/32,IWDTCLK/64,IWDTCLK/256,,,,,,,,,,IWDTCLK/128"
|
|
newline
|
|
bitfld.word 0x00 0.--1. " TOPS ,Time-out period selection" "1024 cycles,4096 cycles,8192 cycles,16384 cycles"
|
|
line.word 0x02 "IWDTSR,IWDT Status Register"
|
|
bitfld.word 0x02 15. " REFEF ,Refresh error flag" "Not occurred,Occurred"
|
|
bitfld.word 0x02 14. " UNDFF ,underflow flag" "Not occurred,Occurred"
|
|
hexmask.word 0x02 0.--13. 1. " CNTVAL ,Counter value"
|
|
group.byte 0x06++0x00
|
|
line.byte 0x00 "IWDTRCR,IWDT Reset Control Register"
|
|
sif cpuis("R7S910*")
|
|
bitfld.byte 0x00 7. " RSTIRQS ,Reset interrupt request selection - error notification to ECM" "Permitted,Not performed"
|
|
else
|
|
bitfld.byte 0x00 7. " RSTIRQS ,Reset interrupt request selection" "Non-maskable,Reset"
|
|
endif
|
|
sif !cpuis("R7S910*")
|
|
group.byte 0x08++0x00
|
|
line.byte 0x00 "IWDTCSTPR,IWDT Count Stop Control Register"
|
|
bitfld.byte 0x00 7. " SLCSTP ,Sleep-mode count stop control" "Disabled,Enabled"
|
|
endif
|
|
width 0xB
|
|
tree.end
|
|
tree.open "ETHERC (Ethernet MAC)"
|
|
tree "Ethernet Interface Selection Registers"
|
|
base ad:0xA00BF000
|
|
sif (corename()=="CORTEXM3")||(corename()=="CORTEXM3F")
|
|
width 11.
|
|
group.long ad:0x400F2100++0x03
|
|
line.long 0x00 "SPCMD,System Protect Command Register"
|
|
bitfld.long 0x00 0. " PROTREL ,Protection unlock enable" "Disabled,Enabled"
|
|
if (((per.l(ad:0xA00BF000))&0x01)==0x01)
|
|
rgroup.long (ad:0x400F2100+0x10)++0x03
|
|
line.long 0x00 "EMACRST,Ethernet MAC Reset Register"
|
|
bitfld.long 0x00 0. " EMACRST ,Ethernet MAC reset control" "Reset,Reset-released"
|
|
else
|
|
group.long (ad:0x400F2100+0x10)++0x03
|
|
line.long 0x00 "EMACRST,Ethernet MAC Reset Register"
|
|
bitfld.long 0x00 0. " EMACRST ,Ethernet MAC reset control" "Reset,Reset-released"
|
|
endif
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "ETSPCMD,Ethernet System Protect Command Register"
|
|
bitfld.long 0x00 0. " PROTREL ,Protection unlock enable" "Disabled,Enabled"
|
|
if (((per.l(ad:0xA00BF000))&0x01)==0x01)
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "MACSEL,MAC Select Register"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 0.--2. " MAC ,Ethernet MAC mode select" "0,1,,3,,5,?..."
|
|
else
|
|
bitfld.long 0x00 0.--2. " MAC ,Ethernet MAC mode select" "0,,,3,?..."
|
|
endif
|
|
else
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "MACSEL,MAC Select Register"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 0.--2. " MAC ,Ethernet MAC mode select" "0,1,,3,,5,?..."
|
|
else
|
|
bitfld.long 0x00 0.--2. " MAC ,Ethernet MAC mode select" "0,,,3,?..."
|
|
endif
|
|
endif
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "MII_CTRL0,MII Control Register"
|
|
bitfld.long 0x00 10. " RMII_CRS_MODE ,CRS determination condition select" "CRS|TXEN,CRS|RXDV|TXEN"
|
|
bitfld.long 0x00 8. " FULLD ,Duplex mode setting" "Half duplex,Full duplex"
|
|
bitfld.long 0x00 0.--4. " MODE ,MII converter mode select" "MII,,,,,,,,,,,,,,,,MII,,,,RMII-10Mbps,RMII-100Mbps,?..."
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "MII_CTRL1,MII Control Register"
|
|
bitfld.long 0x00 10. " RMII_CRS_MODE ,CRS determination condition select" "CRS|TXEN,CRS|RXDV|TXEN"
|
|
bitfld.long 0x00 8. " FULLD ,Duplex mode setting" "Half duplex,Full duplex"
|
|
bitfld.long 0x00 0.--4. " MODE ,MII converter mode select" "MII,,,,,,,,,,,,,,,,MII,,,,RMII-10Mbps,RMII-100Mbps,?..."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "MII_CTRL2,MII Control Register"
|
|
bitfld.long 0x00 10. " RMII_CRS_MODE ,CRS determination condition select" "CRS|TXEN,CRS|RXDV|TXEN"
|
|
bitfld.long 0x00 8. " FULLD ,Duplex mode setting" "Half duplex,Full duplex"
|
|
bitfld.long 0x00 0.--4. " MODE ,MII converter mode select" "MII,,,,,,,,,,,,,,,,MII,,,,RMII-10Mbps,RMII-100Mbps,?..."
|
|
if (((per.l(ad:0xA00BF000))&0x01)==0x01)
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "ETHSFTRST,Ethernet Peripheral Reset Register"
|
|
bitfld.long 0x00 4. " MIICRST ,RMII converter reset control" "Reset,Reset-released"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 3. " PHYRST2 ,RMII converter reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 2. " PHYRST ,PHYRESETOUT# pin reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 1. " SWRST ,Ethernet switch reset control" "Reset,Reset-released"
|
|
newline
|
|
bitfld.long 0x00 0. " CATRST ,EtherCAT reset control" "Reset,Reset-released"
|
|
else
|
|
bitfld.long 0x00 2. " PHYRST ,PHYRESETOUT# pin reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 1. " SWRST ,Ethernet switch reset control" "Reset,Reset-released"
|
|
endif
|
|
else
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "ETHSFTRST,Ethernet Peripheral Reset Register"
|
|
bitfld.long 0x00 4. " MIICRST ,RMII converter reset control" "Reset,Reset-released"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 3. " PHYRST2 ,RMII converter reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 2. " PHYRST ,PHYRESETOUT# pin reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 1. " SWRST ,Ethernet switch reset control" "Reset,Reset-released"
|
|
newline
|
|
bitfld.long 0x00 0. " CATRST ,EtherCAT reset control" "Reset,Reset-released"
|
|
else
|
|
bitfld.long 0x00 2. " PHYRST ,PHYRESETOUT# pin reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 1. " SWRST ,Ethernet switch reset control" "Reset,Reset-released"
|
|
endif
|
|
endif
|
|
width 0x0B
|
|
else
|
|
width 11.
|
|
group.long ad:0xA00F2100++0x03
|
|
line.long 0x00 "SPCMD,System Protect Command Register"
|
|
bitfld.long 0x00 0. " PROTREL ,Protection unlock enable" "Disabled,Enabled"
|
|
if (((per.l(ad:0xA00BF000))&0x01)==0x01)
|
|
rgroup.long (ad:0xA00F2100+0x10)++0x03
|
|
line.long 0x00 "EMACRST,Ethernet MAC Reset Register"
|
|
bitfld.long 0x00 0. " EMACRST ,Ethernet MAC reset control" "Reset,Reset-released"
|
|
else
|
|
group.long (ad:0xA00F2100+0x10)++0x03
|
|
line.long 0x00 "EMACRST,Ethernet MAC Reset Register"
|
|
bitfld.long 0x00 0. " EMACRST ,Ethernet MAC reset control" "Reset,Reset-released"
|
|
endif
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "ETSPCMD,Ethernet System Protect Command Register"
|
|
bitfld.long 0x00 0. " PROTREL ,Protection unlock enable" "Disabled,Enabled"
|
|
if (((per.l(ad:0xA00BF000))&0x01)==0x01)
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "MACSEL,MAC Select Register"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 0.--2. " MAC ,Ethernet MAC mode select" "0,1,,3,,5,?..."
|
|
else
|
|
bitfld.long 0x00 0.--2. " MAC ,Ethernet MAC mode select" "0,,,3,?..."
|
|
endif
|
|
else
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "MACSEL,MAC Select Register"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 0.--2. " MAC ,Ethernet MAC mode select" "0,1,,3,,5,?..."
|
|
else
|
|
bitfld.long 0x00 0.--2. " MAC ,Ethernet MAC mode select" "0,,,3,?..."
|
|
endif
|
|
endif
|
|
group.long 0x8++0x03
|
|
line.long 0x00 "MII_CTRL0,MII Control Register"
|
|
bitfld.long 0x00 10. " RMII_CRS_MODE ,CRS determination condition select" "CRS|TXEN,CRS|RXDV|TXEN"
|
|
bitfld.long 0x00 8. " FULLD ,Duplex mode setting" "Half duplex,Full duplex"
|
|
bitfld.long 0x00 0.--4. " MODE ,MII converter mode select" "MII,,,,,,,,,,,,,,,,MII,,,,RMII-10Mbps,RMII-100Mbps,?..."
|
|
group.long 0xC++0x03
|
|
line.long 0x00 "MII_CTRL1,MII Control Register"
|
|
bitfld.long 0x00 10. " RMII_CRS_MODE ,CRS determination condition select" "CRS|TXEN,CRS|RXDV|TXEN"
|
|
bitfld.long 0x00 8. " FULLD ,Duplex mode setting" "Half duplex,Full duplex"
|
|
bitfld.long 0x00 0.--4. " MODE ,MII converter mode select" "MII,,,,,,,,,,,,,,,,MII,,,,RMII-10Mbps,RMII-100Mbps,?..."
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "MII_CTRL2,MII Control Register"
|
|
bitfld.long 0x00 10. " RMII_CRS_MODE ,CRS determination condition select" "CRS|TXEN,CRS|RXDV|TXEN"
|
|
bitfld.long 0x00 8. " FULLD ,Duplex mode setting" "Half duplex,Full duplex"
|
|
bitfld.long 0x00 0.--4. " MODE ,MII converter mode select" "MII,,,,,,,,,,,,,,,,MII,,,,RMII-10Mbps,RMII-100Mbps,?..."
|
|
if (((per.l(ad:0xA00BF000))&0x01)==0x01)
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "ETHSFTRST,Ethernet Peripheral Reset Register"
|
|
bitfld.long 0x00 4. " MIICRST ,RMII converter reset control" "Reset,Reset-released"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 3. " PHYRST2 ,RMII converter reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 2. " PHYRST ,PHYRESETOUT# pin reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 1. " SWRST ,Ethernet switch reset control" "Reset,Reset-released"
|
|
newline
|
|
bitfld.long 0x00 0. " CATRST ,EtherCAT reset control" "Reset,Reset-released"
|
|
else
|
|
bitfld.long 0x00 2. " PHYRST ,PHYRESETOUT# pin reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 1. " SWRST ,Ethernet switch reset control" "Reset,Reset-released"
|
|
endif
|
|
else
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "ETHSFTRST,Ethernet Peripheral Reset Register"
|
|
bitfld.long 0x00 4. " MIICRST ,RMII converter reset control" "Reset,Reset-released"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 3. " PHYRST2 ,RMII converter reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 2. " PHYRST ,PHYRESETOUT# pin reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 1. " SWRST ,Ethernet switch reset control" "Reset,Reset-released"
|
|
newline
|
|
bitfld.long 0x00 0. " CATRST ,EtherCAT reset control" "Reset,Reset-released"
|
|
else
|
|
bitfld.long 0x00 2. " PHYRST ,PHYRESETOUT# pin reset control" "Reset,Reset-released"
|
|
bitfld.long 0x00 1. " SWRST ,Ethernet switch reset control" "Reset,Reset-released"
|
|
endif
|
|
endif
|
|
width 0x0B
|
|
endif
|
|
tree.end
|
|
tree "Ethernet MAC Control Registers"
|
|
sif (corename()=="CORTEXM3")||(corename()=="CORTEXM3F")
|
|
base ad:0xA00F0000
|
|
else
|
|
base ad:0x400F0000
|
|
endif
|
|
width 17.
|
|
if (((per.l(ad:0xA00B0304))&0x40000)==0x00)
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "GMAC_MIIM,MIIM Register"
|
|
bitfld.long 0x00 26. " RWDV ,Read/write operation" "Read/Completed,Write/Waiting"
|
|
hexmask.long.word 0x00 21.--25. 0x20 " PHYADDR ,PHY address"
|
|
hexmask.long.byte 0x00 16.--20. 0x01 " REGADDR ,PHY register address"
|
|
hexmask.long.word 0x00 0.--15. 1. " DATA ,Data read of write value"
|
|
else
|
|
hgroup.long 0xA0++0x03
|
|
hide.long 0x00 "GMAC_MIIM,MIIM Register"
|
|
endif
|
|
rgroup.long 0x0C++0x07
|
|
line.long 0x00 "GMAC_TXID,TX ID register"
|
|
line.long 0x04 "GMAC_TXRESULT,TX RESULT Register"
|
|
bitfld.long 0x04 13. " TCMP ,Transmission completion status" "Not finished,Finished"
|
|
bitfld.long 0x04 12. " TABT ,Transmission abort status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 11. " TFAIL ,Transmission fail status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 10. " SCOLLIS ,Single-collision detection status" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x04 9. " MCOLLIS ,Multi-collision detection status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 8. " CSERR ,Carrier sense error status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 7. " OVERFW ,Frame length overflow status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 6. " UNDERFW ,Frame length underflow status" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x04 5. " LCOLLIS ,Late collision detection status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 1.--4. " RETRYN ,Retry count status" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x04 0. " FIFOUFLOW ,FIFO underflow status" "Not occurred,Occurred"
|
|
group.long 0x20++0x0B
|
|
line.long 0x00 "GMAC_MODE,MODE Register"
|
|
bitfld.long 0x00 31. " ETHMODE ,Ethernet mode" "10/100,Giga bit"
|
|
bitfld.long 0x00 30. " DUPMODE ,Duplex mode" "Half duplex,Full duplex"
|
|
line.long 0x04 "GMAC_RXMODE,RX MODE Register"
|
|
bitfld.long 0x04 31. " AFILLTEREN ,Address filtering enable" "Not filtered,Filtered"
|
|
bitfld.long 0x04 30. " MFILLTEREN ,Multicast filtering enable" "Not filtered,Filtered"
|
|
bitfld.long 0x04 29. " SFRXFIFO ,Store and forward for Rx FIFO" "Disabled,Enabled"
|
|
bitfld.long 0x04 28. " RAMASKEN ,RX address mask enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 14.--15. " REMPTH ,Receive almost empty threshold" "4 words,8 words,16 words,32 words"
|
|
bitfld.long 0x04 12.--13. " RFULLTH ,Receive almost full threshold" "4 words,8 words,16 words,32 words"
|
|
bitfld.long 0x04 9.--11. " RRTTH ,RX FIFO read trigger threshold" "4 words,8 words,16 words,32 words,64 words,128 words,256 words,512 words"
|
|
line.long 0x08 "GMAC_TXMODE,TX MODE Register"
|
|
bitfld.long 0x08 31. " RTRANSDEN ,No retransmission" "Not performed,Performed"
|
|
bitfld.long 0x08 30. " LPTXEN ,Long packet TX enable" "Prohibited,Permitted"
|
|
bitfld.long 0x08 29. " SF ,Store & forward" "When reached FSTTH value,After frame end"
|
|
bitfld.long 0x08 28. " SPTXEN ,Short packet TX enable" "Prohibited,Permitted"
|
|
newline
|
|
bitfld.long 0x08 27. " RTRANSLC ,Retransmission at late collision" "Aborted,Performed"
|
|
bitfld.long 0x08 14.--15. " FSTTH ,Frame start threshold" "4 words,8 words,16 words,32 words"
|
|
bitfld.long 0x08 11.--13. " TEMPTH ,Transmit almost empty threshold" "4 words,8 words,16 words,32 words,64 words,128 words,256 words,512 words"
|
|
bitfld.long 0x08 9.--10. " TFULLTH ,Transmit almost full threshold" "4 words,8 words,16 words,32 words"
|
|
newline
|
|
bitfld.long 0x08 6.--7. " TRBMODE ,Transmission result buffer mode" "Always written,When an error occurred,Never written,?..."
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "GMAC_RESET,RESET Register"
|
|
bitfld.long 0x00 31. " ALLRST ,ALL reset trigger" "No action,Reset"
|
|
bitfld.long 0x00 15. " TXRST ,TX reset trigger" "No action,Reset"
|
|
bitfld.long 0x00 13. " RXRST ,RX reset trigger" "No action,Reset"
|
|
group.long 0x80++0x13
|
|
line.long 0x00 "GMAC_PAUSE1,PAUSE Packet Data Register"
|
|
line.long 0x04 "GMAC_PAUSE2,PAUSE Packet Data Register"
|
|
line.long 0x08 "GMAC_PAUSE3,PAUSE Packet Data Register"
|
|
line.long 0x0C "GMAC_PAUSE4,PAUSE Packet Data Register"
|
|
line.long 0x10 "GMAC_PAUSE5,PAUSE Packet Data Register"
|
|
group.long 0x98++0x07
|
|
line.long 0x00 "GMAC_FLWCTL,RX FLOW Control Register"
|
|
bitfld.long 0x00 31. " PPRXEN ,Pause packet reception function enable" "Disabled,Enabled"
|
|
line.long 0x04 "GMAC_PAUSPKT,PAUSE Packet Register"
|
|
bitfld.long 0x04 31. " PPR ,Pause packet transmission trigger" "No action,Started"
|
|
newline
|
|
group.long 0x100++0x07
|
|
line.long 0x00 "GMAC_ADR0A,MAC Address Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR0B,MAC Address Register 0"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x108++0x07
|
|
line.long 0x00 "GMAC_ADR1A,MAC Address Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR1B,MAC Address Register 1"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x110++0x07
|
|
line.long 0x00 "GMAC_ADR2A,MAC Address Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR2B,MAC Address Register 2"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x118++0x07
|
|
line.long 0x00 "GMAC_ADR3A,MAC Address Register 3"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR3B,MAC Address Register 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x120++0x07
|
|
line.long 0x00 "GMAC_ADR4A,MAC Address Register 4"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR4B,MAC Address Register 4"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x128++0x07
|
|
line.long 0x00 "GMAC_ADR5A,MAC Address Register 5"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR5B,MAC Address Register 5"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x130++0x07
|
|
line.long 0x00 "GMAC_ADR6A,MAC Address Register 6"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR6B,MAC Address Register 6"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x138++0x07
|
|
line.long 0x00 "GMAC_ADR7A,MAC Address Register 7"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR7B,MAC Address Register 7"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x140++0x07
|
|
line.long 0x00 "GMAC_ADR8A,MAC Address Register 8"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR8B,MAC Address Register 8"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x148++0x07
|
|
line.long 0x00 "GMAC_ADR9A,MAC Address Register 9"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR9B,MAC Address Register 9"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x150++0x07
|
|
line.long 0x00 "GMAC_ADR10A,MAC Address Register 10"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR10B,MAC Address Register 10"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x158++0x07
|
|
line.long 0x00 "GMAC_ADR11A,MAC Address Register 11"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR11B,MAC Address Register 11"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x160++0x07
|
|
line.long 0x00 "GMAC_ADR12A,MAC Address Register 12"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR12B,MAC Address Register 12"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x168++0x07
|
|
line.long 0x00 "GMAC_ADR13A,MAC Address Register 13"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR13B,MAC Address Register 13"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x170++0x07
|
|
line.long 0x00 "GMAC_ADR14A,MAC Address Register 14"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR14B,MAC Address Register 14"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
group.long 0x178++0x07
|
|
line.long 0x00 "GMAC_ADR15A,MAC Address Register 15"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MADDR4B ,MAC address byte 4"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MADDR3B ,MAC address byte 3"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MADDR2B ,MAC address byte 2"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MADDR1B ,MAC address byte 1"
|
|
line.long 0x04 "GMAC_ADR15B,MAC Address Register 15"
|
|
hexmask.long.byte 0x04 16.--23. 1. " BITMASK ,Bit mask specification"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MADDR6B ,MAC address byte 6"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MADDR5B ,MAC address byte 5"
|
|
newline
|
|
rgroup.long 0x200++0x07
|
|
line.long 0x00 "GMAC_RXFIFO,RX FIFO Status Register"
|
|
bitfld.long 0x00 31. " RFULL ,RX FIFO almost full" "Not occurred,Occurred"
|
|
bitfld.long 0x00 30. " REMP ,RX FIFO Almost empty" "Not occurred,Occurred"
|
|
bitfld.long 0x00 29. " RRT ,RX FIFO read trigger" "Not occurred,Occurred"
|
|
hexmask.long.word 0x00 17.--28. 1. " RSW ,Stored word in RX FIFO value"
|
|
line.long 0x04 "GMAC_TXFIFO,TX FIFO Status Register"
|
|
bitfld.long 0x04 31. " TFULL ,TX FIFO almost full" "Not occurred,Occurred"
|
|
bitfld.long 0x04 30. " TEMP ,TX FIFO almost empty" "Not occurred,Occurred"
|
|
bitfld.long 0x04 27.--29. " TSTATUS ,TX FIFO status" "Stopped,Stopped,Stopped,Stopped,ACC NEW FR,Write enabled,CMPLT,Full"
|
|
bitfld.long 0x04 24.--26. " TRBFR ,Indicated the number of frames existing in the transmission result buffer" "0,1,2,3,4,5,6,7"
|
|
group.long 0x208++0x03
|
|
line.long 0x00 "GMAC_ACC,TXPIPACC Register"
|
|
bitfld.long 0x00 2. " RTCPIPACC ,RX TCPIP checksum disable" "Enabled,Disabled"
|
|
bitfld.long 0x00 1. " TTCPIPEN ,TX TCPIP accelerator enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RTCPIPEN ,RX TCPIP accelerator enable" "Disabled,Enabled"
|
|
group.long 0x220++0x0B
|
|
line.long 0x00 "GMAC_RXMAC_ENA,RX MAC Enable Register"
|
|
bitfld.long 0x00 0. " RMACEN ,RX MAC enable" "Disabled,Enabled"
|
|
line.long 0x04 "GMAC_LPI_MODE,LPI Mode Control Register"
|
|
bitfld.long 0x04 31. " LPMEN ,Low power idle mode" "Not in LPI mode,In LPI mode"
|
|
line.long 0x08 "GMAC_LPI_TIMING,LPI CLIENT Timing Control Register"
|
|
hexmask.long.word 0x08 16.--31. 1. " LPRDEF ,Low power idle request deferral"
|
|
hexmask.long.word 0x08 0.--15. 1. " LPWTIME ,Low power idle wake time"
|
|
group.long 0x1100++0x03
|
|
line.long 0x00 "BUFID,Reception Buffer Information Register"
|
|
bitfld.long 0x00 31. " NOEMP ,Reception buffer data storing status" "No data in buffer,Data in buffer"
|
|
bitfld.long 0x00 28. " VALID ,Receive data validity" "Not valid,Valid"
|
|
hexmask.long.word 0x00 16.--27. 1. " WORD ,Receive data word count"
|
|
hexmask.long.word 0x00 0.--15. 0x01 " ADDR ,Reception buffer address data"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Hardware Function Call Register"
|
|
base ad:0xA00E0000
|
|
sif (corename()=="CORTEXM3")||(corename()=="CORTEXM3F")
|
|
width 8.
|
|
group.long (ad:0x400FF000+0x00)++0x03
|
|
line.long 0x00 "SYSC,Hardware Function System Call Register"
|
|
hexmask.long.word 0x00 0.--15. 1. " SYSC ,System command specification"
|
|
group.long (ad:0x400FF000+0x4)++0x03
|
|
line.long 0x00 "R4,Hardware Function Argument Register"
|
|
group.long (ad:0x400FF000+0x8)++0x03
|
|
line.long 0x00 "R5,Hardware Function Argument Register"
|
|
group.long (ad:0x400FF000+0xC)++0x03
|
|
line.long 0x00 "R6,Hardware Function Argument Register"
|
|
group.long (ad:0x400FF000+0x10)++0x03
|
|
line.long 0x00 "R7,Hardware Function Argument Register"
|
|
group.long 0xF014++0x03
|
|
line.long 0x00 "CMD,Hardware Function Command Register"
|
|
group.long (ad:0x400FF000+0x20)++0x07
|
|
line.long 0x00 "R0,Hardware Function Return Value Register"
|
|
line.long 0x04 "R1,Hardware Function Return Value Register"
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "C0TYPE,Hardware Function Type Register"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "C0STAT,Hardware Function State Register"
|
|
width 0x0B
|
|
else
|
|
width 8.
|
|
group.long (ad:0xA00EF000+0x00)++0x03
|
|
line.long 0x00 "SYSC,Hardware Function System Call Register"
|
|
hexmask.long.word 0x00 0.--15. 1. " SYSC ,System command specification"
|
|
group.long (ad:0xA00EF000+0x4)++0x03
|
|
line.long 0x00 "R4,Hardware Function Argument Register"
|
|
group.long (ad:0xA00EF000+0x8)++0x03
|
|
line.long 0x00 "R5,Hardware Function Argument Register"
|
|
group.long (ad:0xA00EF000+0xC)++0x03
|
|
line.long 0x00 "R6,Hardware Function Argument Register"
|
|
group.long (ad:0xA00EF000+0x10)++0x03
|
|
line.long 0x00 "R7,Hardware Function Argument Register"
|
|
group.long 0xF014++0x03
|
|
line.long 0x00 "CMD,Hardware Function Command Register"
|
|
group.long (ad:0xA00EF000+0x20)++0x07
|
|
line.long 0x00 "R0,Hardware Function Return Value Register"
|
|
line.long 0x04 "R1,Hardware Function Return Value Register"
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "C0TYPE,Hardware Function Type Register"
|
|
group.long 0x08++0x03
|
|
line.long 0x00 "C0STAT,Hardware Function State Register"
|
|
width 0x0B
|
|
endif
|
|
tree.end
|
|
tree.end
|
|
tree.open "ETHSW (Ethernet Switch)"
|
|
tree "Operating Mode Setting Register"
|
|
base ad:0x6000F000
|
|
sif (corename()=="CORTEXM3")||(corename()=="CORTEXM3F")
|
|
width 13.
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "ETHPHYLNK,Ethernet PHY LINK Mode Register"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 3. " CATLINK1 ,LINK1 pin active level switching in use with EtherCAT" "Active-low,Active-high"
|
|
bitfld.long 0x00 2. " CATLINK0 ,PHYLINK0 pin active level switching in use with EtherCAT" "Active-low,Active-high"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 1. " SWLINK1 ,PHYLINK1 pin active level switching in use with ethernet switch" "Active-low,Active-high"
|
|
bitfld.long 0x00 0. " SWTLINK0 ,PHYLINK0 pin active level switching in use with ethernet switch" "Active-low,Active-high"
|
|
group.long 0x110++0x07
|
|
line.long 0x00 "ETHSWMTC,Ethernet Switch Management TAG Control Register"
|
|
bitfld.long 0x00 31. " SWTAGEN ,Management tag insert enable" "Disabled,Enabled"
|
|
hexmask.long.word 0x00 0.--15. 1. " SWTAGTYP ,Ethernet type specifying"
|
|
line.long 0x04 "ETHSWMD,Ethernet Switch Operating Mode Setting Register"
|
|
bitfld.long 0x04 3. " P1HDMODE ,Port 1 transfer mode setting" "Full-duplex,Half-duplex"
|
|
bitfld.long 0x04 1. " P0HDMODE ,Port 0 transfer mode setting" "Full-duplex,Half-duplex"
|
|
group.long ad:0x400F201C++0x03
|
|
line.long 0x00 "ETHSW10HDEN,Ethernet Switch 10-Mbps/Half-Duplex Mode Setting Register"
|
|
bitfld.long 0x00 1. " SW10HDEN1 ,Mask RXDV for ethernet switch port 1" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " SW10HDEN0 ,Mask RXDV for ethernet switch port 0" "Disabled,Enabled"
|
|
width 0x0B
|
|
else
|
|
width 13.
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "ETHPHYLNK,Ethernet PHY LINK Mode Register"
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
bitfld.long 0x00 3. " CATLINK1 ,LINK1 pin active level switching in use with EtherCAT" "Active-low,Active-high"
|
|
bitfld.long 0x00 2. " CATLINK0 ,PHYLINK0 pin active level switching in use with EtherCAT" "Active-low,Active-high"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 1. " SWLINK1 ,PHYLINK1 pin active level switching in use with ethernet switch" "Active-low,Active-high"
|
|
bitfld.long 0x00 0. " SWTLINK0 ,PHYLINK0 pin active level switching in use with ethernet switch" "Active-low,Active-high"
|
|
group.long 0x110++0x07
|
|
line.long 0x00 "ETHSWMTC,Ethernet Switch Management TAG Control Register"
|
|
bitfld.long 0x00 31. " SWTAGEN ,Management tag insert enable" "Disabled,Enabled"
|
|
hexmask.long.word 0x00 0.--15. 1. " SWTAGTYP ,Ethernet type specifying"
|
|
line.long 0x04 "ETHSWMD,Ethernet Switch Operating Mode Setting Register"
|
|
bitfld.long 0x04 3. " P1HDMODE ,Port 1 transfer mode setting" "Full-duplex,Half-duplex"
|
|
bitfld.long 0x04 1. " P0HDMODE ,Port 0 transfer mode setting" "Full-duplex,Half-duplex"
|
|
group.long ad:0xA00F201C++0x03
|
|
line.long 0x00 "ETHSW10HDEN,Ethernet Switch 10-Mbps/Half-Duplex Mode Setting Register"
|
|
bitfld.long 0x00 1. " SW10HDEN1 ,Mask RXDV for ethernet switch port 1" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " SW10HDEN0 ,Mask RXDV for ethernet switch port 0" "Disabled,Enabled"
|
|
width 0x0B
|
|
endif
|
|
tree.end
|
|
tree "Switch Configuration Registers"
|
|
base ad:0xA00C0000
|
|
width 20.
|
|
group.long 0x08++0x07
|
|
line.long 0x00 "PORT_ENA,Port Enable Register"
|
|
bitfld.long 0x00 2. " P2ENA ,Internal interface enable setting" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " P1ENA ,Port 1 enable setting" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " P0ENA ,Port 0 enable setting" "Disabled,Enabled"
|
|
line.long 0x04 "UCAST_DEFAULT_MASK,Unicast Default Mask Register"
|
|
bitfld.long 0x04 2. " P2UCASTDM ,Internal interface unicast default mask setting" "Invalid,Valid"
|
|
bitfld.long 0x04 1. " P1UCASTDM ,Port 1 unicast default mask setting" "Invalid,Valid"
|
|
bitfld.long 0x04 0. " P0UCASTDM ,Port 0 unicast default mask setting" "Invalid,Valid"
|
|
group.long 0x14++0x13
|
|
line.long 0x00 "BCAST_DEFAULT_MASK,Broadcast Default Mask Register"
|
|
bitfld.long 0x00 2. " P2BCASTDM ,Internal interface default broadcast mask setting" "Invalid,Valid"
|
|
bitfld.long 0x00 1. " P1BCASTDM ,Port 1 default broadcast mask setting" "Invalid,Valid"
|
|
bitfld.long 0x00 0. " P0BCASTDM ,Port 0 default broadcast mask setting" "Invalid,Valid"
|
|
line.long 0x04 "MCAST_DEFAULT_MASK,Multicast Default Mask Register"
|
|
bitfld.long 0x04 2. " P2MCASTDM ,Internal interface default multicast mask setting" "Invalid,Valid"
|
|
bitfld.long 0x04 1. " P1MCASTDM ,Port 1 default multicast mask setting" "Invalid,Valid"
|
|
bitfld.long 0x04 0. " P0MCASTDM ,Port 0 default multicast mask setting" "Invalid,Valid"
|
|
line.long 0x08 "INPUT_LEARN_BLOCK,Input Learning Blocking Register"
|
|
bitfld.long 0x08 18. " P2LEARNDIS ,Internal interface address learning setting" "Invalid,Valid"
|
|
bitfld.long 0x08 17. " P1LEARNDIS ,Port 1 address learning setting" "Invalid,Valid"
|
|
bitfld.long 0x08 16. " P0LEARNDIS ,Port 0 address learning setting" "Invalid,Valid"
|
|
bitfld.long 0x08 2. " P2BLOCKEN ,Internal interface input port blocking setting" "Invalid,Valid"
|
|
newline
|
|
bitfld.long 0x08 1. " P1BLOCKEN ,Port 1 input port blocking setting" "Invalid,Valid"
|
|
bitfld.long 0x08 0. " P0BLOCKEN ,Port 0 input port blocking setting" "Invalid,Valid"
|
|
line.long 0x0C "MGMT_CONFIG,Management Configuration Register"
|
|
bitfld.long 0x0C 17. " P1PORTMASK ,Port 1 management frame transfer mask setting" "Invalid,Valid"
|
|
bitfld.long 0x0C 16. " P0PORTMASK ,Port 0 management frame transfer mask setting" "Invalid,Valid"
|
|
bitfld.long 0x0C 13.--15. " PRIORITY ,Management frame priority setting" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x0C 7. " DISCARD ,BPDU frame discard setting" "Disabled,Enable"
|
|
newline
|
|
bitfld.long 0x0C 6. " ENABLE ,Setting of transfer to management port" "As any other frame,Exclusively"
|
|
bitfld.long 0x0C 5. " MSGTRANS ,Message transfer status" "Reset,Transmitted"
|
|
bitfld.long 0x0C 0.--1. " PORT ,Management port setting" "Port 0,Port 1,Port 2,?..."
|
|
line.long 0x10 "MODE_CONFIG,Mode Configuration Register"
|
|
bitfld.long 0x10 31. " STATSRESET ,Statistics counter reset" "No action,Reset"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "VLAN_TAG_ID,VLAN Tag ID Register"
|
|
hexmask.long.word 0x00 0.--15. 1. " VLANTAGID ,ID identification setting"
|
|
group.long 0x80++0x17
|
|
line.long 0x00 "OQMGR_STATUS,Output Queue Management Status Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " CELLAVILABLE ,Memory cell number indication"
|
|
bitfld.long 0x00 6. " DEQUEGRANT ,De-queue status indication" "Full memory,De-queued"
|
|
bitfld.long 0x00 3. " MEMFULL_LT ,MEMFULL result" "Not latched,Latched"
|
|
bitfld.long 0x00 2. " MEMFULL ,Memory full status" "Not latched,Latched"
|
|
newline
|
|
bitfld.long 0x00 1. " NOCELL ,Memory cell remaining status" "Cell remained,No cell remained"
|
|
bitfld.long 0x00 0. " BUSYINT ,Memory initialization status" "Completed,Not completed"
|
|
line.long 0x04 "QMGR_MINCELLS,Output Queue Minimum Memory Register"
|
|
bitfld.long 0x04 0.--4. " MINCELLS ,Available cell threshold setting" "0,256B,512B,756B,1KB,1.25KB,1.5KB,1.75KB,2KB,2.25KB,2.5KB,2.75KB,3KB,3.25KB,3.5KB,3.75KB,4KB,4.25KB,4.5KB,4.75KB,5KB,5.25KB,5.5KB,5.75KB,6KB,6.25KB,6.5KB,6.75KB,7KB,7.25KB,7.5KB,7.75KB"
|
|
line.long 0x08 "QMGR_ST_MINCELLS,Output Queue Minimum Memory Statistics Register"
|
|
bitfld.long 0x08 0.--4. " STMINCELLS ,Minimum free cells indication" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
line.long 0x0C "QMGR_CGS_STAT,Output Queue Congestion Status Register"
|
|
bitfld.long 0x0C 2. " P2CGS ,Internal interface port congestion status indication" "Vacancy,Congested"
|
|
bitfld.long 0x0C 1. " P1CGS ,Port 1 congestion status indication" "Vacancy,Congested"
|
|
bitfld.long 0x0C 0. " P0CGS ,Port 0 congestion status indication" "Vacancy,Congested"
|
|
line.long 0x10 "QMGR_IFACE_STAT,Internal Queue Interface Status Register"
|
|
bitfld.long 0x10 18. " P2RXFIFOAV ,Internal interface RX FIFO status" "Not available,Available"
|
|
bitfld.long 0x10 17. " P1RXFIFOAV ,Port 1 RX FIFO status" "Not available,Available"
|
|
bitfld.long 0x10 16. " P0RXFIFOAV ,Port 0 RX FIFO status" "Not available,Available"
|
|
bitfld.long 0x10 2. " P2TXFIFOST ,Internal interface TX FIFO status" "Not Ready,Ready"
|
|
newline
|
|
bitfld.long 0x10 1. " P1TXFIFOST ,Port 1 TX FIFO status" "Not ready,Ready"
|
|
bitfld.long 0x10 0. " P0TXFIFOST ,Port 0 TX FIFO status" "Not ready,Ready"
|
|
line.long 0x14 "QMGR_WEIGHTS,Queue Weight Register"
|
|
bitfld.long 0x14 24.--28. " QUEUE3 ,Queue 3 weight setting" "0,1,2,3,4,5,6,7,8,9,10,11,12,?..."
|
|
bitfld.long 0x14 16.--20. " QUEUE2 ,Queue 2 weight setting" "0,1,2,3,4,5,6,7,8,9,10,11,12,?..."
|
|
bitfld.long 0x14 8.--12. " QUEUE1 ,Queue 1 weight setting" "0,1,2,3,4,5,6,7,8,9,10,11,12,?..."
|
|
bitfld.long 0x14 0.--4. " QUEUE0 ,Queue 0 weight setting" "0,1,2,3,4,5,6,7,8,9,10,11,12,?..."
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "VLAN_PRIORITY0,VLAN Priority Register 0"
|
|
bitfld.long 0x00 21.--23. " PRIORITY7 ,Priority 7 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 18.--20. " PRIORITY6 ,Priority 6 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 15.--17. " PRIORITY5 ,Priority 5 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 12.--14. " PRIORITY4 ,Priority 4 setting""0,1,2,3,?..."
|
|
newline
|
|
bitfld.long 0x00 9.--11. " PRIORITY3 ,Priority 3 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 6.--8. " PRIORITY2 ,Priority 2 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 3.--5. " PRIORITY1 ,Priority 1 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 0.--2. " PRIORITY0 ,Priority 0 setting""0,1,2,3,?..."
|
|
group.long 0x104++0x03
|
|
line.long 0x00 "VLAN_PRIORITY1,VLAN Priority Register 1"
|
|
bitfld.long 0x00 21.--23. " PRIORITY7 ,Priority 7 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 18.--20. " PRIORITY6 ,Priority 6 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 15.--17. " PRIORITY5 ,Priority 5 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 12.--14. " PRIORITY4 ,Priority 4 setting""0,1,2,3,?..."
|
|
newline
|
|
bitfld.long 0x00 9.--11. " PRIORITY3 ,Priority 3 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 6.--8. " PRIORITY2 ,Priority 2 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 3.--5. " PRIORITY1 ,Priority 1 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 0.--2. " PRIORITY0 ,Priority 0 setting""0,1,2,3,?..."
|
|
group.long 0x108++0x03
|
|
line.long 0x00 "VLAN_PRIORITY2,VLAN Priority Register 2"
|
|
bitfld.long 0x00 21.--23. " PRIORITY7 ,Priority 7 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 18.--20. " PRIORITY6 ,Priority 6 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 15.--17. " PRIORITY5 ,Priority 5 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 12.--14. " PRIORITY4 ,Priority 4 setting""0,1,2,3,?..."
|
|
newline
|
|
bitfld.long 0x00 9.--11. " PRIORITY3 ,Priority 3 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 6.--8. " PRIORITY2 ,Priority 2 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 3.--5. " PRIORITY1 ,Priority 1 setting""0,1,2,3,?..."
|
|
bitfld.long 0x00 0.--2. " PRIORITY0 ,Priority 0 setting""0,1,2,3,?..."
|
|
group.long 0x140++0x03
|
|
line.long 0x00 "IP_PRIORITY0,IP Priority 0"
|
|
bitfld.long 0x00 31. " READ ,CSO table operation switching" "Written,Not written"
|
|
bitfld.long 0x00 9.--10. " PRIORITY ,COS table priority" "Lowest,1,2,Highest"
|
|
bitfld.long 0x00 8. " IPV6SELECT ,IPv6 CSO table selection" "IPv4,IPv6"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " ADDRESS ,COS table address specifying"
|
|
group.long 0x144++0x03
|
|
line.long 0x00 "IP_PRIORITY1,IP Priority 1"
|
|
bitfld.long 0x00 31. " READ ,CSO table operation switching" "Written,Not written"
|
|
bitfld.long 0x00 9.--10. " PRIORITY ,COS table priority" "Lowest,1,2,Highest"
|
|
bitfld.long 0x00 8. " IPV6SELECT ,IPv6 CSO table selection" "IPv4,IPv6"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " ADDRESS ,COS table address specifying"
|
|
group.long 0x148++0x03
|
|
line.long 0x00 "IP_PRIORITY2,IP Priority 2"
|
|
bitfld.long 0x00 31. " READ ,CSO table operation switching" "Written,Not written"
|
|
bitfld.long 0x00 9.--10. " PRIORITY ,COS table priority" "Lowest,1,2,Highest"
|
|
bitfld.long 0x00 8. " IPV6SELECT ,IPv6 CSO table selection" "IPv4,IPv6"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " ADDRESS ,COS table address specifying"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "PRIORITY_CFG0,PRIORITY Configuration Register 0"
|
|
bitfld.long 0x00 4.--6. " DEFAULTPRI ,Default priority enable setting" "0,1,2,3,?..."
|
|
bitfld.long 0x00 1. " IPEN ,IP priority enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " VLANEN ,VLAN priority enable" "Disabled,Enabled"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "PRIORITY_CFG1,PRIORITY Configuration Register 1"
|
|
bitfld.long 0x00 4.--6. " DEFAULTPRI ,Default priority enable setting" "0,1,2,3,?..."
|
|
bitfld.long 0x00 1. " IPEN ,IP priority enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " VLANEN ,VLAN priority enable" "Disabled,Enabled"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "PRIORITY_CFG2,PRIORITY Configuration Register 2"
|
|
bitfld.long 0x00 4.--6. " DEFAULTPRI ,Default priority enable setting" "0,1,2,3,?..."
|
|
bitfld.long 0x00 1. " IPEN ,IP priority enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " VLANEN ,VLAN priority enable" "Disabled,Enabled"
|
|
group.long 0x1C0++0x03
|
|
line.long 0x00 "HUB_CONTROL,HUB Control Register"
|
|
bitfld.long 0x00 4.--7. " HUBIPG ,IPH size setting" ",,,,,,6,7,8,9,10,11,12,13,?..."
|
|
bitfld.long 0x00 3. " BROCAFILNE ,Broadcast filter enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " DIR1TO0EN ,Port 1 hub forwarding enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " DIR0TO1EN ,Port 0 hub forwarding enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " HUBEN ,Hub enable" "Disabled,Enabled"
|
|
rgroup.long 0x1C4++0x03
|
|
line.long 0x00 "HUB_STATS,HUB Frame Count Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " NUM1TO0 ,Port 1 transfer frame number indication"
|
|
hexmask.long.word 0x00 0.--15. 1. " NUM0TO1 ,Port 0 transfer frame number indication"
|
|
newline
|
|
group.long 0x1C8++0x07
|
|
line.long 0x00 "HUB_FLT_MAC0LO,MAC Address Low Register For Hub Input Filter"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MACADD40 ,MAC address 0 fourth byte setting"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MACADD30 ,MAC address 0 third byte setting"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MACADD20 ,MAC address 0 second byte setting"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MACADD10 ,MAC address 0 first byte setting"
|
|
line.long 0x04 "HUB_FLT_MAC0HI,MAC Address High Register For Hub Input Filter"
|
|
bitfld.long 0x04 24. " FORCEFOW ,Forced forward setting" "Disabled,Enabled"
|
|
hexmask.long.byte 0x04 16.--23. 0x01 " MASKCOMP ,MAC address last byte mask setting"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MACADD60 ,MAC address 0 sixth byte setting"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MACADD50 ,MAC address 0 fifth byte setting"
|
|
group.long 0x1D0++0x07
|
|
line.long 0x00 "HUB_FLT_MAC1LO,MAC Address Low Register For Hub Input Filter"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MACADD41 ,MAC address 1 fourth byte setting"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MACADD31 ,MAC address 1 third byte setting"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MACADD21 ,MAC address 1 second byte setting"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MACADD11 ,MAC address 1 first byte setting"
|
|
line.long 0x04 "HUB_FLT_MAC1HI,MAC Address High Register For Hub Input Filter"
|
|
bitfld.long 0x04 24. " FORCEFOW ,Forced forward setting" "Disabled,Enabled"
|
|
hexmask.long.byte 0x04 16.--23. 0x01 " MASKCOMP ,MAC address last byte mask setting"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MACADD61 ,MAC address 1 sixth byte setting"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MACADD51 ,MAC address 1 fifth byte setting"
|
|
group.long 0x1D8++0x07
|
|
line.long 0x00 "HUB_FLT_MAC2LO,MAC Address Low Register For Hub Input Filter"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MACADD42 ,MAC address 2 fourth byte setting"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MACADD32 ,MAC address 2 third byte setting"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MACADD22 ,MAC address 2 second byte setting"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MACADD12 ,MAC address 2 first byte setting"
|
|
line.long 0x04 "HUB_FLT_MAC2HI,MAC Address High Register For Hub Input Filter"
|
|
bitfld.long 0x04 24. " FORCEFOW ,Forced forward setting" "Disabled,Enabled"
|
|
hexmask.long.byte 0x04 16.--23. 0x01 " MASKCOMP ,MAC address last byte mask setting"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MACADD62 ,MAC address 2 sixth byte setting"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MACADD52 ,MAC address 2 fifth byte setting"
|
|
group.long 0x1E0++0x07
|
|
line.long 0x00 "HUB_FLT_MAC3LO,MAC Address Low Register For Hub Input Filter"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MACADD43 ,MAC address 3 fourth byte setting"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MACADD33 ,MAC address 3 third byte setting"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MACADD23 ,MAC address 3 second byte setting"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MACADD13 ,MAC address 3 first byte setting"
|
|
line.long 0x04 "HUB_FLT_MAC3HI,MAC Address High Register For Hub Input Filter"
|
|
bitfld.long 0x04 24. " FORCEFOW ,Forced forward setting" "Disabled,Enabled"
|
|
hexmask.long.byte 0x04 16.--23. 0x01 " MASKCOMP ,MAC address last byte mask setting"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MACADD63 ,MAC address 3 sixth byte setting"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MACADD53 ,MAC address 3 fifth byte setting"
|
|
group.long 0x1E8++0x07
|
|
line.long 0x00 "HUB_FLT_MAC4LO,MAC Address Low Register For Hub Input Filter"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MACADD44 ,MAC address 4 fourth byte setting"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MACADD34 ,MAC address 4 third byte setting"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MACADD24 ,MAC address 4 second byte setting"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MACADD14 ,MAC address 4 first byte setting"
|
|
line.long 0x04 "HUB_FLT_MAC4HI,MAC Address High Register For Hub Input Filter"
|
|
bitfld.long 0x04 24. " FORCEFOW ,Forced forward setting" "Disabled,Enabled"
|
|
hexmask.long.byte 0x04 16.--23. 0x01 " MASKCOMP ,MAC address last byte mask setting"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MACADD64 ,MAC address 4 sixth byte setting"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MACADD54 ,MAC address 4 fifth byte setting"
|
|
group.long 0x1F0++0x07
|
|
line.long 0x00 "HUB_FLT_MAC5LO,MAC Address Low Register For Hub Input Filter"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MACADD45 ,MAC address 5 fourth byte setting"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MACADD35 ,MAC address 5 third byte setting"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MACADD25 ,MAC address 5 second byte setting"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MACADD15 ,MAC address 5 first byte setting"
|
|
line.long 0x04 "HUB_FLT_MAC5HI,MAC Address High Register For Hub Input Filter"
|
|
bitfld.long 0x04 24. " FORCEFOW ,Forced forward setting" "Disabled,Enabled"
|
|
hexmask.long.byte 0x04 16.--23. 0x01 " MASKCOMP ,MAC address last byte mask setting"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MACADD65 ,MAC address 5 sixth byte setting"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MACADD55 ,MAC address 5 fifth byte setting"
|
|
group.long 0x1F8++0x07
|
|
line.long 0x00 "HUB_FLT_MAC6LO,MAC Address Low Register For Hub Input Filter"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MACADD46 ,MAC address 6 fourth byte setting"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MACADD36 ,MAC address 6 third byte setting"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MACADD26 ,MAC address 6 second byte setting"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MACADD16 ,MAC address 6 first byte setting"
|
|
line.long 0x04 "HUB_FLT_MAC6HI,MAC Address High Register For Hub Input Filter"
|
|
bitfld.long 0x04 24. " FORCEFOW ,Forced forward setting" "Disabled,Enabled"
|
|
hexmask.long.byte 0x04 16.--23. 0x01 " MASKCOMP ,MAC address last byte mask setting"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MACADD66 ,MAC address 6 sixth byte setting"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MACADD56 ,MAC address 6 fifth byte setting"
|
|
newline
|
|
rgroup.long 0x300++0x0F
|
|
line.long 0x00 "TOTAL_BYT_FRM,Total Bytes Of Processed And Not Discarded Frames"
|
|
line.long 0x04 "TOTAL_BYT_DISC,Total Bytes Of Processed And Discarded Frames"
|
|
line.long 0x08 "TOTAL_FRM,Total Bytes Of Processed And Not Discarded Frames"
|
|
line.long 0x0C "TOTAL_DISC,Total Bytes Of Processed And Discarded Frames"
|
|
rgroup.long 0x310++0x07
|
|
line.long 0x00 "ODISC0,Port 0 Outgoing Frames Discarded Due to Output Queue Congestion"
|
|
line.long 0x04 "IDISC_BLOCKED0,Port 0 Incoming Frames Discarded As Port Is Configured In Blocking Mode"
|
|
rgroup.long 0x318++0x07
|
|
line.long 0x00 "ODISC1,Port 1 Outgoing Frames Discarded Due to Output Queue Congestion"
|
|
line.long 0x04 "IDISC_BLOCKED1,Port 1 Incoming Frames Discarded As Port Is Configured In Blocking Mode"
|
|
rgroup.long 0x320++0x07
|
|
line.long 0x00 "ODISC2,Port 2 Outgoing Frames Discarded Due to Output Queue Congestion"
|
|
line.long 0x04 "IDISC_BLOCKED2,Port 2 Incoming Frames Discarded As Port Is Configured In Blocking Mode"
|
|
width 0x0B
|
|
tree.end
|
|
tree "Learning Interface Registers"
|
|
base ad:0xA00C0500
|
|
width 12.
|
|
rgroup.long 0x00++0x0B
|
|
line.long 0x00 "LRN_REC_A,Learning Record A Register"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " SRCADD4 ,Source MAC address fourth octet indication"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " SRCADD3 ,Source MAC address third octet indication"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " SRCADD2 ,Source MAC address second octet indication"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " SRCADD1 ,Source MAC address first octet indication"
|
|
line.long 0x04 "LRN_REC_B,Learning Record B Register"
|
|
bitfld.long 0x00 24.--27. " PORT ,Port number indication" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " HASH ,Source MAC address hash code indication"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " SRCADD6 ,Source MAC address sixth octet indication"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " SRCADD5 ,Source MAC address fifth octet indication"
|
|
line.long 0x08 "LRN_STATUS,Learning Data Status Register"
|
|
bitfld.long 0x00 0. " LERNAVAL ,Learning data status" "Invalid,Valid"
|
|
width 0x0B
|
|
tree.end
|
|
tree "MAC Port Registers"
|
|
base ad:0xA00C8000
|
|
width 37.
|
|
tree "Port 0 Configuration Registers"
|
|
group.long (0x0+0x08)++0x03
|
|
line.long 0x00 "COMMAND_CONFIG0,Command Configure Register 0"
|
|
bitfld.long 0x00 31. " CNTRESET ,Counter reset" "Not cleared,Cleared"
|
|
bitfld.long 0x00 26. " RXERRDISC ,Reception error frame discard setting" "Transferred,Discarded"
|
|
bitfld.long 0x00 24. " NOLGTHCHK ,Payload length check disable" "No,Yes"
|
|
bitfld.long 0x00 23. " CNTRLREMEN ,Control frame enable" "Discarded,Received and transferred"
|
|
newline
|
|
bitfld.long 0x00 13. " SWRESET ,Software reset" "No action,Cleared"
|
|
bitfld.long 0x00 1. " RXENA ,Reception enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " TXENA ,Transmission enable" "Disabled,Enabled"
|
|
group.long (0x0+0x14)++0x03
|
|
line.long 0x00 "FRM_LENGTH0,Maximum Frame Length Register 0"
|
|
hexmask.long.word 0x00 0.--13. 1. " FRMLEN ,Maximum frame length setting"
|
|
rgroup.long (0x0+0x1C)++0x03
|
|
line.long 0x00 "RX_SECTION_EMPTY0,RX Section Empty 0"
|
|
group.long (0x0+0x20)++0x0B
|
|
line.long 0x00 "RX_SECTION_FULL0,RX Section Full 0"
|
|
line.long 0x04 "TX_SECTION_EMPTY0,TX Section Empty 0"
|
|
line.long 0x08 "TX_SECTION_FULL0,TX Section Full 0"
|
|
rgroup.long (0x0+0x24)++0x0F
|
|
line.long 0x00 "RX_ALMOST_EMPTY0,RX Almost Empty 0"
|
|
line.long 0x04 "RX_ALMOST_FULL0,RX Almost Full 0"
|
|
line.long 0x08 "TX_ALMOST_EMPTY0,TX Almost Empty 0"
|
|
line.long 0x0C "TX_ALMOST_FULL0,TX Almost Full 0"
|
|
rgroup.long (0x0+0x58)++0x07
|
|
line.long 0x00 "MAC_STATUS0,MAC Status Register 0"
|
|
bitfld.long 0x00 14. " HDPP1 ,MAC port 1 duplex setting" "Full duplex,Half duplex"
|
|
bitfld.long 0x00 12. " SPEEDP1 ,MAC port 1 link speed setting" "10/100Mbps,1Gbps"
|
|
bitfld.long 0x00 10. " HDPP0 ,MAC port 0 duplex setting" "Full duplex,Half duplex"
|
|
bitfld.long 0x00 8. " SPEEDP0 ,MAC port 0 link speed setting" "10/100Mbps,1Gbps"
|
|
line.long 0x04 "TX_IPH_LENGTH0,Transmit IPH Length Register 0"
|
|
bitfld.long 0x04 0.--4. " TXIPGLEN ,Inter-packet gap setting" "12,12,12,12,12,12,12,12,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,12,12,12,12"
|
|
rgroup.long (0x0+0x100)++0x67 "MAC RX Statistic Counters"
|
|
line.long 0x00 "ETHERSTATSOCTETS_0,Ethernet Status Octets 0"
|
|
line.long 0x04 "OCTETSOK_0,Octets Of The Frames Received On Port 0"
|
|
line.long 0x08 "AALIGNMENTERRORS_0,Frames Received On Port 0 When SDF Is Not Detected"
|
|
line.long 0x0C "APAUSEMACCTRLFRAMES_0,Number Of Normal Pauses Received On Port 0"
|
|
line.long 0x10 "FRAMESOK_0,Number Of Normal Frames Received On Port 0"
|
|
line.long 0x14 "CRCERRORS_0,Number Of Frames With Abnormal CRC But Normal Length Received On Port 0"
|
|
line.long 0x18 "VLANOK_0,Number Of Normal Frames With VLAN Tag Received On Port 0"
|
|
line.long 0x1C "IFLNERRORS_0,Number Of Frames Received On Port 0 With Any Of Receive Errors"
|
|
line.long 0x20 "IFLNUCASTPKTS_0,Number Of Normal UniCast Frames Received On Port 0"
|
|
line.long 0x24 "IFLNMULTICASTPKTS_0,Number Of Normal Multicast Frames Received On Port 0"
|
|
line.long 0x28 "IFLNBROADCASTPKTS_0,Number Of Normal Broadcast Frames Received On Port 0"
|
|
line.long 0x2C "ETHERSTATSDROPEVENTS_0,Number Of Frames Failed To Receive On Port 0 Due To Not Enough Space In FIFO"
|
|
line.long 0x30 "ETHERSTATSPKTS_0,Total Frames Received On Port 0"
|
|
line.long 0x34 "ETHERSTATSUNDERSIZEPKTS_0,Number Of Frames With Length Of 64 Bytes Or Less And Normal CRC"
|
|
line.long 0x38 "ETHERSTATSPKTS64OCTETS_0,Number Of Frames With Length Of 64 Bytes Received On Port n"
|
|
line.long 0x3C "ETHERSTATSPKTS65TO127OCTETS_0,Number Of Frames With Length From 65 To 127 Bytes Received On Port 0"
|
|
line.long 0x40 "ETHERSTATSPKTS128TO255OCTETS_0,Number Of Frames With Length From 128 To 255 Bytes Received On Port 0"
|
|
line.long 0x44 "ETHERSTATSPKTS256TO511OCTETS_0,Number Of Frames With Length From 256 To 511 Bytes Received On Port 0"
|
|
line.long 0x48 "ETHERSTATSPKTS512TO1023OCTETS_0,Number Of Frames With Length From 512 To 1023 Bytes Received On Port 0"
|
|
line.long 0x4C "ETHERSTATSPKTS1024TO1518OCTETS_0,Number Of Frames With Length From 1024 To 1518 Bytes Received On Port 0"
|
|
line.long 0x50 "ETHERSTATSPKTS1519TOMAX_0,Number Of Frames With Length From 1519 To The Maximum Frame Length Value Received On Port 0"
|
|
line.long 0x54 "ETHERSTATSOVERSIZEPKTS_0,Number Of Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 0"
|
|
line.long 0x58 "ETHERSTATSJABBERS_0,Number Of Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 0"
|
|
line.long 0x5C "ETHERSTATSFRAGMENTS_0,Number Of Frames With Length Of 64 Bytes Or Less"
|
|
line.long 0x60 "AMACCONTROLFRAMESRECEIVED_0,Number Of Normal Frames With Type 0x8808 Received On Port 0"
|
|
line.long 0x64 "AFRAMETOOLONG_0,Total Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 0"
|
|
rgroup.long (0x0+0x16C)++0x03
|
|
line.long 0x00 "STACKEDVLANOK_0,Number Of Normal Frames With The Stacked VLAN Tag Received On Port 0"
|
|
rgroup.long (0x0+0x180)++0x07 "MAC TX Statistic Counters"
|
|
line.long 0x00 "TXETHERSTATSOCTETS_0,Ethernet Status Octets 0"
|
|
line.long 0x04 "TXOCTETSOK_0,Octets Of The Frames Transmitted On Port 0"
|
|
rgroup.long (0x0+0x18C)++0x5B
|
|
line.long 0x00 "TXAPAUSEMACCTRLFRAMES_0,Number Of Normal Pauses Transmitted On Port 0"
|
|
line.long 0x04 "TXFRAMESOK_0,Number Of Normal Frames Transmitted On Port 0"
|
|
line.long 0x08 "TXCRCERRORS_0,Number Of Frames With Abnormal CRC But Normal Length Transmitted On Port 0"
|
|
line.long 0x0C "TXVLANOK_0,Number Of Normal Frames With VLAN Tag Transmitted On Port 0"
|
|
line.long 0x10 "IFOUTERRORS_0,Number Of Frames Transmitted On Port 0 With Any Of Transmit Errors"
|
|
line.long 0x14 "IFUCASTPKTS_0,Number Of Normal UniCast Frames Transmitted On Port 0"
|
|
line.long 0x18 "IFMULTICASTPKTS_0,Number Of Normal Multicast Frames Transmitted On Port 0"
|
|
line.long 0x1C "IFBROADCASTPKTS_0,Number Of Normal Broadcast Frames Transmitted On Port 0"
|
|
line.long 0x20 "TXETHERSTATSDROPEVENTS_0,Number Of Undersized Frames Transmitted On Port 0"
|
|
line.long 0x24 "TXETHERSTATSPKTS_0,Total Frames Transmitted On Port 0"
|
|
line.long 0x28 "TXETHERSTATSUNDERSIZEPKTS_0,Number Of Frames With Length Of 64 Bytes Or Less And Normal CRC"
|
|
line.long 0x2C "TXETHERSTATSPKTS64OCTETS_0,Number Of Frames With Length Of 64 Bytes Transmitted On Port n"
|
|
line.long 0x30 "TXETHERSTATSPKTS65TO127OCTETS_0,Number Of Frames With Length From 65 To 127 Bytes Transmitted On Port 0"
|
|
line.long 0x34 "TXETHERSTATSPKTS128TO255OCTETS_0,Number Of Frames With Length From 128 To 255 Bytes Transmitted On Port 0"
|
|
line.long 0x38 "TXETHERSTATSPKTS256TO511OCTETS_0,Number Of Frames With Length From 256 To 511 Bytes Transmitted On Port 0"
|
|
line.long 0x3C "TXETHERSTATSPKTS512TO1023OCTETS_0,Number Of Frames With Length From 512 To 1023 Bytes Transmitted On Port 0"
|
|
line.long 0x40 "TXETHERSTATSPKTS1024TO1518OCTETS_0,Number Of Frames With Length From 1024 To 1518 Bytes Transmitted On Port 0"
|
|
line.long 0x44 "TXETHERSTATSPKTS1519TOMAX_0,Number Of Frames With Length From 1519 To The Maximum Frame Length Value Transmitted On Port 0"
|
|
line.long 0x48 "TXETHERSTATSOVERSIZEPKTS_0,Number Of Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 0"
|
|
line.long 0x4C "TXETHERSTATSJABBERS_0,Number Of Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 0"
|
|
line.long 0x50 "TXETHERSTATSFRAGMENTS_0,Number Of Frames With Length Of 64 Bytes Or Less"
|
|
line.long 0x54 "AMACCONTROLFRAMES_0,Number Of Normal Frames With Type 0x8808 Transmitted On Port 0"
|
|
line.long 0x58 "TXAFRAMETOOLONG_0,Total Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 0"
|
|
rgroup.long (0x0+0x1EC)++0x0F
|
|
line.long 0x00 "AMULTIPLECOLLISIONS_0,Number Of Frames Successfully Transmitted After Multiple Collisions Occurred On Port 0"
|
|
line.long 0x04 "ASINGLECOLLISIONS_0,Number Of Frames Successfully Transmitted After Single Collision Occurred On Port 0"
|
|
line.long 0x08 "ALATECOLLISIONS_0,Number Of Frames Sent In Error Due To Late Collision On Port 0"
|
|
line.long 0x0C "AEXCESSCOLLISIONS_0,Number Of Frames Discarded Due To Excessive Collisions On Port 0"
|
|
tree.end
|
|
tree "Port 1 Configuration Registers"
|
|
group.long (0x2000+0x08)++0x03
|
|
line.long 0x00 "COMMAND_CONFIG1,Command Configure Register 1"
|
|
bitfld.long 0x00 31. " CNTRESET ,Counter reset" "Not cleared,Cleared"
|
|
bitfld.long 0x00 26. " RXERRDISC ,Reception error frame discard setting" "Transferred,Discarded"
|
|
bitfld.long 0x00 24. " NOLGTHCHK ,Payload length check disable" "No,Yes"
|
|
bitfld.long 0x00 23. " CNTRLREMEN ,Control frame enable" "Discarded,Received and transferred"
|
|
newline
|
|
bitfld.long 0x00 13. " SWRESET ,Software reset" "No action,Cleared"
|
|
bitfld.long 0x00 1. " RXENA ,Reception enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " TXENA ,Transmission enable" "Disabled,Enabled"
|
|
group.long (0x2000+0x14)++0x03
|
|
line.long 0x00 "FRM_LENGTH1,Maximum Frame Length Register 1"
|
|
hexmask.long.word 0x00 0.--13. 1. " FRMLEN ,Maximum frame length setting"
|
|
rgroup.long (0x2000+0x1C)++0x03
|
|
line.long 0x00 "RX_SECTION_EMPTY1,RX Section Empty 1"
|
|
group.long (0x2000+0x20)++0x0B
|
|
line.long 0x00 "RX_SECTION_FULL1,RX Section Full 1"
|
|
line.long 0x04 "TX_SECTION_EMPTY1,TX Section Empty 1"
|
|
line.long 0x08 "TX_SECTION_FULL1,TX Section Full 1"
|
|
rgroup.long (0x2000+0x24)++0x0F
|
|
line.long 0x00 "RX_ALMOST_EMPTY1,RX Almost Empty 1"
|
|
line.long 0x04 "RX_ALMOST_FULL1,RX Almost Full 1"
|
|
line.long 0x08 "TX_ALMOST_EMPTY1,TX Almost Empty 1"
|
|
line.long 0x0C "TX_ALMOST_FULL1,TX Almost Full 1"
|
|
rgroup.long (0x2000+0x58)++0x07
|
|
line.long 0x00 "MAC_STATUS1,MAC Status Register 1"
|
|
bitfld.long 0x00 14. " HDPP1 ,MAC port 1 duplex setting" "Full duplex,Half duplex"
|
|
bitfld.long 0x00 12. " SPEEDP1 ,MAC port 1 link speed setting" "10/100Mbps,1Gbps"
|
|
bitfld.long 0x00 10. " HDPP0 ,MAC port 0 duplex setting" "Full duplex,Half duplex"
|
|
bitfld.long 0x00 8. " SPEEDP0 ,MAC port 0 link speed setting" "10/100Mbps,1Gbps"
|
|
line.long 0x04 "TX_IPH_LENGTH1,Transmit IPH Length Register 1"
|
|
bitfld.long 0x04 0.--4. " TXIPGLEN ,Inter-packet gap setting" "12,12,12,12,12,12,12,12,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,12,12,12,12"
|
|
rgroup.long (0x2000+0x100)++0x67 "MAC RX Statistic Counters"
|
|
line.long 0x00 "ETHERSTATSOCTETS_1,Ethernet Status Octets 1"
|
|
line.long 0x04 "OCTETSOK_1,Octets Of The Frames Received On Port 1"
|
|
line.long 0x08 "AALIGNMENTERRORS_1,Frames Received On Port 1 When SDF Is Not Detected"
|
|
line.long 0x0C "APAUSEMACCTRLFRAMES_1,Number Of Normal Pauses Received On Port 1"
|
|
line.long 0x10 "FRAMESOK_1,Number Of Normal Frames Received On Port 1"
|
|
line.long 0x14 "CRCERRORS_1,Number Of Frames With Abnormal CRC But Normal Length Received On Port 1"
|
|
line.long 0x18 "VLANOK_1,Number Of Normal Frames With VLAN Tag Received On Port 1"
|
|
line.long 0x1C "IFLNERRORS_1,Number Of Frames Received On Port 1 With Any Of Receive Errors"
|
|
line.long 0x20 "IFLNUCASTPKTS_1,Number Of Normal UniCast Frames Received On Port 1"
|
|
line.long 0x24 "IFLNMULTICASTPKTS_1,Number Of Normal Multicast Frames Received On Port 1"
|
|
line.long 0x28 "IFLNBROADCASTPKTS_1,Number Of Normal Broadcast Frames Received On Port 1"
|
|
line.long 0x2C "ETHERSTATSDROPEVENTS_1,Number Of Frames Failed To Receive On Port 1 Due To Not Enough Space In FIFO"
|
|
line.long 0x30 "ETHERSTATSPKTS_1,Total Frames Received On Port 1"
|
|
line.long 0x34 "ETHERSTATSUNDERSIZEPKTS_1,Number Of Frames With Length Of 64 Bytes Or Less And Normal CRC"
|
|
line.long 0x38 "ETHERSTATSPKTS64OCTETS_1,Number Of Frames With Length Of 64 Bytes Received On Port n"
|
|
line.long 0x3C "ETHERSTATSPKTS65TO127OCTETS_1,Number Of Frames With Length From 65 To 127 Bytes Received On Port 1"
|
|
line.long 0x40 "ETHERSTATSPKTS128TO255OCTETS_1,Number Of Frames With Length From 128 To 255 Bytes Received On Port 1"
|
|
line.long 0x44 "ETHERSTATSPKTS256TO511OCTETS_1,Number Of Frames With Length From 256 To 511 Bytes Received On Port 1"
|
|
line.long 0x48 "ETHERSTATSPKTS512TO1023OCTETS_1,Number Of Frames With Length From 512 To 1023 Bytes Received On Port 1"
|
|
line.long 0x4C "ETHERSTATSPKTS1024TO1518OCTETS_1,Number Of Frames With Length From 1024 To 1518 Bytes Received On Port 1"
|
|
line.long 0x50 "ETHERSTATSPKTS1519TOMAX_1,Number Of Frames With Length From 1519 To The Maximum Frame Length Value Received On Port 1"
|
|
line.long 0x54 "ETHERSTATSOVERSIZEPKTS_1,Number Of Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 1"
|
|
line.long 0x58 "ETHERSTATSJABBERS_1,Number Of Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 1"
|
|
line.long 0x5C "ETHERSTATSFRAGMENTS_1,Number Of Frames With Length Of 64 Bytes Or Less"
|
|
line.long 0x60 "AMACCONTROLFRAMESRECEIVED_1,Number Of Normal Frames With Type 0x8808 Received On Port 1"
|
|
line.long 0x64 "AFRAMETOOLONG_1,Total Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 1"
|
|
rgroup.long (0x2000+0x16C)++0x03
|
|
line.long 0x00 "STACKEDVLANOK_1,Number Of Normal Frames With The Stacked VLAN Tag Received On Port 1"
|
|
rgroup.long (0x2000+0x180)++0x07 "MAC TX Statistic Counters"
|
|
line.long 0x00 "TXETHERSTATSOCTETS_1,Ethernet Status Octets 1"
|
|
line.long 0x04 "TXOCTETSOK_1,Octets Of The Frames Transmitted On Port 1"
|
|
rgroup.long (0x2000+0x18C)++0x5B
|
|
line.long 0x00 "TXAPAUSEMACCTRLFRAMES_1,Number Of Normal Pauses Transmitted On Port 1"
|
|
line.long 0x04 "TXFRAMESOK_1,Number Of Normal Frames Transmitted On Port 1"
|
|
line.long 0x08 "TXCRCERRORS_1,Number Of Frames With Abnormal CRC But Normal Length Transmitted On Port 1"
|
|
line.long 0x0C "TXVLANOK_1,Number Of Normal Frames With VLAN Tag Transmitted On Port 1"
|
|
line.long 0x10 "IFOUTERRORS_1,Number Of Frames Transmitted On Port 1 With Any Of Transmit Errors"
|
|
line.long 0x14 "IFUCASTPKTS_1,Number Of Normal UniCast Frames Transmitted On Port 1"
|
|
line.long 0x18 "IFMULTICASTPKTS_1,Number Of Normal Multicast Frames Transmitted On Port 1"
|
|
line.long 0x1C "IFBROADCASTPKTS_1,Number Of Normal Broadcast Frames Transmitted On Port 1"
|
|
line.long 0x20 "TXETHERSTATSDROPEVENTS_1,Number Of Undersized Frames Transmitted On Port 1"
|
|
line.long 0x24 "TXETHERSTATSPKTS_1,Total Frames Transmitted On Port 1"
|
|
line.long 0x28 "TXETHERSTATSUNDERSIZEPKTS_1,Number Of Frames With Length Of 64 Bytes Or Less And Normal CRC"
|
|
line.long 0x2C "TXETHERSTATSPKTS64OCTETS_1,Number Of Frames With Length Of 64 Bytes Transmitted On Port n"
|
|
line.long 0x30 "TXETHERSTATSPKTS65TO127OCTETS_1,Number Of Frames With Length From 65 To 127 Bytes Transmitted On Port 1"
|
|
line.long 0x34 "TXETHERSTATSPKTS128TO255OCTETS_1,Number Of Frames With Length From 128 To 255 Bytes Transmitted On Port 1"
|
|
line.long 0x38 "TXETHERSTATSPKTS256TO511OCTETS_1,Number Of Frames With Length From 256 To 511 Bytes Transmitted On Port 1"
|
|
line.long 0x3C "TXETHERSTATSPKTS512TO1023OCTETS_1,Number Of Frames With Length From 512 To 1023 Bytes Transmitted On Port 1"
|
|
line.long 0x40 "TXETHERSTATSPKTS1024TO1518OCTETS_1,Number Of Frames With Length From 1024 To 1518 Bytes Transmitted On Port 1"
|
|
line.long 0x44 "TXETHERSTATSPKTS1519TOMAX_1,Number Of Frames With Length From 1519 To The Maximum Frame Length Value Transmitted On Port 1"
|
|
line.long 0x48 "TXETHERSTATSOVERSIZEPKTS_1,Number Of Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 1"
|
|
line.long 0x4C "TXETHERSTATSJABBERS_1,Number Of Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 1"
|
|
line.long 0x50 "TXETHERSTATSFRAGMENTS_1,Number Of Frames With Length Of 64 Bytes Or Less"
|
|
line.long 0x54 "AMACCONTROLFRAMES_1,Number Of Normal Frames With Type 0x8808 Transmitted On Port 1"
|
|
line.long 0x58 "TXAFRAMETOOLONG_1,Total Frames With Length Exceeding The Value Of The Maximum Frame Length Register On Port 1"
|
|
rgroup.long (0x2000+0x1EC)++0x0F
|
|
line.long 0x00 "AMULTIPLECOLLISIONS_1,Number Of Frames Successfully Transmitted After Multiple Collisions Occurred On Port 1"
|
|
line.long 0x04 "ASINGLECOLLISIONS_1,Number Of Frames Successfully Transmitted After Single Collision Occurred On Port 1"
|
|
line.long 0x08 "ALATECOLLISIONS_1,Number Of Frames Sent In Error Due To Late Collision On Port 1"
|
|
line.long 0x0C "AEXCESSCOLLISIONS_1,Number Of Frames Discarded Due To Excessive Collisions On Port 1"
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree "Timer Module Registers"
|
|
base ad:0xA00B0000
|
|
width 18.
|
|
group.long 0x1C004++0x07
|
|
line.long 0x00 "TSM_CONFIG,Timer Module Configuration Register"
|
|
bitfld.long 0x00 13. " IRQTXENAP1 ,Port 1 transmit timestamp capture interrupt setting" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " IRQTXENAP0 ,Port 0 transmit timestamp capture interrupt setting" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " IRQTEST ,Interrupt setting for test" "Normal,Generated"
|
|
bitfld.long 0x00 3. " IRQTIMOVER ,Overflow interrupt setting" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x00 2. " IRQEVTPERD ,Ns time interrupt setting" "Not generated,Generated"
|
|
bitfld.long 0x00 1. " IRQEVTOFF ,Offset correction complete interrupt setting" "Not generated,Generated"
|
|
bitfld.long 0x00 0. " IRQENA ,Timer interrupt setting" "Disabled,Enabled"
|
|
line.long 0x04 "TSM_IRQ_STAT_ACK,Interrupt Status/ACK Register"
|
|
bitfld.long 0x04 13. " IRQTXP1 ,Port 1 transmit timestamp capture interrupt status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 12. " IRQTXP0 ,Port 0 transmit timestamp capture interrupt status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 4. " IRQTEST ,Interrupt status for test" "Not occurred,Occurred"
|
|
bitfld.long 0x04 3. " IRQTIMOVER ,Overflow interrupt status" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x04 2. " IRQEVTPERD ,Ns timer interrupt status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 1. " IRQEVTOFF ,Offset addition interrupt status" "Not occurred,Occurred"
|
|
bitfld.long 0x04 0. " IRQENA ,Timer interrupt status" "Not occurred,Occurred"
|
|
group.long 0x1C020++0x03
|
|
line.long 0x00 "PORT0_CTRL,Port Timestamp Control/Status Register"
|
|
bitfld.long 0x00 2. " TSKEEP ,Timestamp operation setting" "Overwritten,Retained"
|
|
bitfld.long 0x00 1. " TSOVR ,Timestamp overwrite status" "Not overwritten,Overwritten"
|
|
bitfld.long 0x00 0. " TSVALID ,Timestamp status" "Valid,Not valid"
|
|
rgroup.long (0x1C020+0x04)++0x03
|
|
line.long 0x00 "PORT0_TIME,Port Timestamp Register"
|
|
group.long 0x1C028++0x03
|
|
line.long 0x00 "PORT1_CTRL,Port Timestamp Control/Status Register"
|
|
bitfld.long 0x00 2. " TSKEEP ,Timestamp operation setting" "Overwritten,Retained"
|
|
bitfld.long 0x00 1. " TSOVR ,Timestamp overwrite status" "Not overwritten,Overwritten"
|
|
bitfld.long 0x00 0. " TSVALID ,Timestamp status" "Valid,Not valid"
|
|
rgroup.long (0x1C028+0x04)++0x03
|
|
line.long 0x00 "PORT1_TIME,Port Timestamp Register"
|
|
group.long 0x1C120++0x1F
|
|
line.long 0x00 "ATIME_CTRL,Timer Control Register"
|
|
bitfld.long 0x00 12. " PLUS1 ,Timer counter increment setting" "No effect,Incremented"
|
|
bitfld.long 0x00 11. " CAPTR ,Timer value capture" "No effect,Captures"
|
|
bitfld.long 0x00 9. " RST ,Timer reset" "No effect,Reset"
|
|
bitfld.long 0x00 5. " EVTOERIRST ,Periodical event timer reset setting" "Counts up,Reset"
|
|
newline
|
|
bitfld.long 0x00 4. " EVTPERIENA ,Periodical event setting" "Not generated,Generated"
|
|
bitfld.long 0x00 2. " EVTOFFENA ,Offset correction event setting" "Not executed,Executed"
|
|
bitfld.long 0x00 0. " TMENA ,Timer operation control" "Stopped,Started"
|
|
line.long 0x04 "ATIME,Timer Nanoseconds Register"
|
|
line.long 0x08 "ATIME_OFFSET,Timer Offset Correction Register"
|
|
line.long 0x0C "ATIME_EVT_PERIOD,Generate Timer Periodic Event Register"
|
|
line.long 0x10 "ATIME_CORR,Timer Drift Correction Register"
|
|
hexmask.long 0x10 0.--30. 1. " DRIFCORVAL ,Drift correction period setting"
|
|
line.long 0x14 "ATIME_INC,Timer Increment Register"
|
|
hexmask.long.byte 0x14 16.--22. 1. " OFFSCORRINC ,Offset correction amount setting"
|
|
hexmask.long.byte 0x14 8.--14. 1. " CORRING ,Clock cycle correction amount setting"
|
|
hexmask.long.byte 0x14 0.--6. 1. " CLKPERD ,Clock cycle setting"
|
|
line.long 0x18 "ATIME_SEC,Timer Second Register"
|
|
line.long 0x1C "ATIME_OFFS_CORR,Timer Offset Correction Count Register"
|
|
group.long 0xF200++0x17
|
|
line.long 0x00 "SWTMEN,Timer Output Enable Register"
|
|
bitfld.long 0x00 0. " OUTEN ,SYNCOUT signal output setting" "Disabled,Enabled"
|
|
line.long 0x04 "SWTMSTSEC,Timer Start Second Register"
|
|
line.long 0x08 "SWTMSTNS,Timer Start Nanosecond Register"
|
|
line.long 0x0C "SWTMPSEC,Timer Period Second Register"
|
|
line.long 0x10 "SWTMPNS,Timer Period Nanosecond Register"
|
|
line.long 0x14 "SWTMWTH,Timer Pulse Width Register"
|
|
hexmask.long.word 0x14 0.--15. 1. " TMWTH ,SYNCOUT single output width setting"
|
|
rgroup.long 0xF22C++0x07
|
|
line.long 0x00 "SWTMLATSEC,Timer Latch Second Register"
|
|
line.long 0x04 "SWTMLATNS,Timer Latch Nanosecond Register"
|
|
width 0x0B
|
|
tree.end
|
|
tree "DLR Module Registers"
|
|
base ad:0xA00CE000
|
|
width 18.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "DLR_CONTROL,CLR Control Register"
|
|
hexmask.long.byte 0x00 8.--15. 1. " CYCMCLK ,Clock count setting"
|
|
bitfld.long 0x00 4. " BECTIMOUT ,Beacon frame handling" "Not ignored,Ignored"
|
|
bitfld.long 0x00 0. " DLRENA ,DLR setting" "Disabled,Enabled"
|
|
rgroup.long 0x04++0x03
|
|
line.long 0x00 "DLR_STATUS,DLR Status Register"
|
|
bitfld.long 0x00 24.--31. " NETTOPGY ,Network topology indication" "Linear,Ring,?..."
|
|
bitfld.long 0x00 17. " LINSTAP1 ,Port 1 link status indication" "Down,Up"
|
|
bitfld.long 0x00 16. " LINSTAP0 ,Port 0 link status indication" "Down,Up"
|
|
bitfld.long 0x00 8.--15. " CURRSTA ,Local node status" "IDLE,NORMAL,FAULT,?..."
|
|
newline
|
|
bitfld.long 0x00 1. " BEAREV1 ,Port 1 beacon frame reception status" "Not received,Received"
|
|
bitfld.long 0x00 0. " BEAREC0 ,Port 0 beacon frame reception status" "Not received,Received"
|
|
group.long 0x08++0x13
|
|
line.long 0x00 "DLR_ETH_TYP,DLR Ethernet Type Register"
|
|
hexmask.long.word 0x00 0.--15. 1. " ETHTYPDLR ,Ethernet type setting"
|
|
line.long 0x04 "DLR_IRQ_CTRL,DLR Interrupt Control Register"
|
|
bitfld.long 0x04 31. " ATOMICAND ,Register write AND operation setting" "AND operation,Normal operation"
|
|
bitfld.long 0x04 30. " ATOMICOR ,Register write OR operation setting" "Normal operation,OR operation"
|
|
bitfld.long 0x04 15. " IRQFRMDSP1 ,Port 1 frame discard interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 14. " IRQFRMDSP0 ,Port 0 frame discard interrupt control" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x04 13. " IRQBECENA1 ,Port 1 beacon frame detection interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 12. " IRQBECENA0 ,Port 0 beacon frame detection interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 11. " IRQINVTMREN ,Beacon timeout timer interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 10. " IRQIPADDREN ,IP address change interrupt control" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x04 9. " IRQSUPIGENA ,Beacon frame detection interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 8. " IRQLINKENA1 ,Port 1 link change interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 7. " IRQLINKENA0 ,Port 0 link change interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 6. " IRQSUPENA ,Ring supervisor change interrupt control" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x04 5. " IRQBECTOUT1 ,Port 1 beacon timeout interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 4. " IRQBECTOUT0 ,Port 0 beacon timeout interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 3. " IRQSTOPP1 ,Port 1 neighbor check timeout interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 2. " IRQSTOPP0 ,Port 0 neighbor check timeout interrupt control" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x04 1. " IRQFLUENA ,Learning table interrupt control" "Not generated,Generated"
|
|
bitfld.long 0x04 0. " IRQCHNGENA ,State change interrupt control" "Not generated,Generated"
|
|
line.long 0x08 "DLR_IRQ_STAT_ACK,DLR Interrupt Status/ACK Register"
|
|
bitfld.long 0x08 15. " FRMDISP1 ,Port 1 frame status" "Not discarded,Discarded"
|
|
bitfld.long 0x08 14. " FRMDISP0 ,Port 0 frame status" "Not discarded,Discarded"
|
|
bitfld.long 0x08 13. " BECFRAP1 ,Port 1 beacon frame status" "Not detected,Detected"
|
|
bitfld.long 0x08 12. " BECFRAP0 ,Port 0 beacon frame status" "Not detected,Detected"
|
|
newline
|
|
bitfld.long 0x08 11. " INVTMR ,Beacon timeout timer status" "Not detected,Detected"
|
|
bitfld.long 0x08 10. " IPCHANEVET ,IP address change indication" "Not changed,Changed"
|
|
bitfld.long 0x08 9. " SUPIGNBEC ,Beacon frame detection indication" "Not detected,Detected"
|
|
bitfld.long 0x08 8. " LINKSTAP1 ,Port 1 link state status" "Not changed,Changed"
|
|
newline
|
|
bitfld.long 0x08 7. " LINKSTAP0 ,Port 0 link state status" "Not changed,Changed"
|
|
bitfld.long 0x08 6. " SUPRCHAG ,Rink supervisor change status" "Not changed,Changed"
|
|
bitfld.long 0x08 5. " BECTMRP1 ,Port 1 beacon timeout timer status" "Not elapsed,Elapsed"
|
|
bitfld.long 0x08 4. " BECTMRP0 ,Port 0 beacon timeout timer status" "Not elapsed,Elapsed"
|
|
newline
|
|
bitfld.long 0x08 3. " STOPNBCHK1 ,Port 1 neighbor check timeout timer event" "Not occurred,Occurred"
|
|
bitfld.long 0x08 2. " STOPNBCHK0 ,Port 0 neighbor check timeout timer event" "Not occurred,Occurred"
|
|
bitfld.long 0x08 1. " FLUEVENT ,Local MAC address event" "Not occurred,Occurred"
|
|
bitfld.long 0x08 0. " STACHANGE ,DLR ring node status" "Not changed,Changed"
|
|
line.long 0x0C "LOC_MACLO,DLR Local MAC Address Low Register"
|
|
hexmask.long.byte 0x0C 24.--31. 0x01 " MACADD4 ,Local MAC address fourth byte setting"
|
|
hexmask.long.byte 0x0C 16.--23. 0x01 " MACADD3 ,Local MAC address third byte setting"
|
|
hexmask.long.byte 0x0C 8.--15. 0x01 " MACADD2 ,Local MAC address second byte setting"
|
|
hexmask.long.byte 0x0C 0.--7. 0x01 " MACADD1 ,Local MAC address first byte setting"
|
|
line.long 0x10 "LOC_MACHI,DLR Local MAC Address High Register"
|
|
hexmask.long.byte 0x10 8.--15. 0x01 " MACADD6 ,Local MAC address sixth byte setting"
|
|
hexmask.long.byte 0x10 0.--7. 0x01 " MACADD5 ,Local MAC address fifth byte setting"
|
|
rgroup.long 0x20++0x23
|
|
line.long 0x00 "SUPR_MACLO,DLR Supervisor MAC Address Low Register"
|
|
hexmask.long.byte 0x00 24.--31. 0x01 " MACADD4 ,Active ring supervisor MAC address fourth byte setting"
|
|
hexmask.long.byte 0x00 16.--23. 0x01 " MACADD3 ,Active ring supervisor MAC address third byte setting"
|
|
hexmask.long.byte 0x00 8.--15. 0x01 " MACADD2 ,Active ring supervisor MAC address second byte setting"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " MACADD1 ,Active ring supervisor MAC address first byte setting"
|
|
line.long 0x04 "SUPR_MACHI,DLR Supervisor MAC Address High Register"
|
|
hexmask.long.byte 0x04 16.--23. 1. " SUPRPRE ,Ring supervisor priority order value indication"
|
|
hexmask.long.byte 0x04 8.--15. 0x01 " MACADD6 ,Active ring supervisor MAC address sixth byte setting"
|
|
hexmask.long.byte 0x04 0.--7. 0x01 " MACADD5 ,Active ring supervisor MAC address fifth byte setting"
|
|
line.long 0x08 "STATE_VLAN,DLR Ring Status/VLAN Register"
|
|
hexmask.long.word 0x08 16.--31. 1. " VLANCI ,VLAN tag control field indication"
|
|
bitfld.long 0x08 8. " VLANVALID ,VLAN status" "Not valid,Valid"
|
|
bitfld.long 0x08 0.--7. " RINGSTATE ,DLR ring status" ",NORMAL_STATE,FAULT_STATE,?..."
|
|
line.long 0x0C "BEC_TMOUT,DLR Beacon Timeout Register"
|
|
line.long 0x10 "BEC_INTRVL,DLR Beacon Interval Register"
|
|
line.long 0x14 "SUPR_IPADR,DLR Supervisor IP Address Register"
|
|
line.long 0x18 "ETH_STYP_VER,SLR Sub Type/Protocol Version Register"
|
|
hexmask.long.byte 0x18 16.--23. 1. " SOURP ,Transmit source port indicator"
|
|
hexmask.long.byte 0x18 8.--15. 1. " DLRRINGVER ,Ring protocol version indication"
|
|
hexmask.long.byte 0x18 0.--7. 1. " DLRRINGTPY ,Ring sub type indication"
|
|
line.long 0x1C "INV_TMOUT,DLR Beacon Timeout Timer Register"
|
|
line.long 0x20 "SEQ_ID,DLR Sequence ID Register"
|
|
rgroup.long 0x60++0x0B
|
|
line.long 0x00 "RX_STAT0,Receive Status Register 0"
|
|
line.long 0x04 "RX_ERR_STAT0,Receive Error Status Register 0"
|
|
line.long 0x08 "TX_STAT0,Transmit Status Register 0"
|
|
rgroup.long 0x70++0x0B
|
|
line.long 0x00 "RX_STAT1,Receive Status Register 1"
|
|
line.long 0x04 "RX_ERR_STAT1,Receive Error Status Register 1"
|
|
line.long 0x08 "TX_STAT1,Transmit Status Register 1"
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
sif !cpuis("R7S91000?")&&!cpuis("R7S91010?")&&!cpuis("R7S910011")&&!cpuis("R7S910013")&&!cpuis("R7S910111")&&!cpuis("R7S910113")
|
|
tree "ESC (EtherCAT Slave Controller)"
|
|
base ad:0xA00D0000
|
|
width 28.
|
|
sif cpuis("R7S910*")
|
|
if (((per.l(ad:0xA00D0000-0x11000))&0x01)==0x00)
|
|
group.long (0x00000-0x10F00)++0x07
|
|
line.long 0x00 "CATOFFADD,EtherCAT PHY Offset Address Setting Register"
|
|
hexmask.long.byte 0x00 0.--4. 0x01 " OADD0_4 ,PHY offset address setting"
|
|
line.long 0x04 "CATEMMD,EtherCAT Operation Mode Setting Register"
|
|
bitfld.long 0x04 0. " EEPROMSIZE ,EEPROM memory size specification" "16Kbits or less,32Kbits to 4Mbits"
|
|
group.long (0x00000-0x10EF4)++0x03
|
|
line.long 0x00 "CATTXCSFT,EtherCAT TXC Shift Setting Register"
|
|
bitfld.long 0x00 2.--3. " TXSFT10_11 ,ETH1_TXC delay time setting" "0ns,10ns,20ns,30ns"
|
|
bitfld.long 0x00 0.--1. " TXSFT01_00 ,ETH0_TXC delay time setting" "0ns,10ns,20ns,30ns"
|
|
else
|
|
rgroup.long (0x00000-0x10F00)++0x07
|
|
line.long 0x00 "CATOFFADD,EtherCAT PHY Offset Address Setting Register"
|
|
hexmask.long.byte 0x00 0.--4. 0x01 " OADD0_4 ,PHY offset address setting"
|
|
line.long 0x04 "CATEMMD,EtherCAT Operation Mode Setting Register"
|
|
bitfld.long 0x04 0. " EEPROMSIZE ,EEPROM memory size specification" "16Kbits or less,32Kbits to 4Mbits"
|
|
rgroup.long (0x00000-0x10EF4)++0x03
|
|
line.long 0x00 "CATTXCSFT,EtherCAT TXC Shift Setting Register"
|
|
bitfld.long 0x00 2.--3. " TXSFT10_11 ,ETH1_TXC delay time setting" "0ns,10ns,20ns,30ns"
|
|
bitfld.long 0x00 0.--1. " TXSFT01_00 ,ETH0_TXC delay time setting" "0ns,10ns,20ns,30ns"
|
|
endif
|
|
endif
|
|
if (((per.b(ad:0xA00D0000+0x21)&0x01)==0x00))&&(((per.b(ad:0xA00D0000+0x31)&0x01)==0x00))||((((per.b(ad:0xA00D0000+0x20)&0x01)==0x01))&&(((per.b(ad:0xA00D0000+0x21)&0x01)==0x01)))||((((per.b(ad:0xA00D0000+0x30)&0x01)==0x01))&&(((per.b(ad:0xA00D0000+0x31)&0x01)==0x01)))
|
|
rgroup.byte 0x00++0x01 "ESC Information Registers"
|
|
line.byte 0x00 "TYPE,Type Register"
|
|
line.byte 0x01 "REVISION,Revision Register"
|
|
rgroup.word 0x02++0x01
|
|
line.word 0x00 "BUILD,Build Register"
|
|
rgroup.byte 0x04++0x03
|
|
line.byte 0x00 "FMMU_NUM,FMMUs Supported Register"
|
|
line.byte 0x01 "SYNC_MANAGER,SyncManagers Supported Register"
|
|
line.byte 0x02 "RAM_SIZE,RAM Size Register"
|
|
line.byte 0x03 "PORT_DESC,Port Descriptor Register"
|
|
bitfld.byte 0x03 6.--7. " P3 ,Port 3 configuration" "Not implemented,Not configured,EBUS,MII"
|
|
bitfld.byte 0x03 4.--5. " P2 ,Port 2 configuration" "Not implemented,Not configured,EBUS,MII"
|
|
bitfld.byte 0x03 2.--3. " P1 ,Port 1 configuration" "Not implemented,Not configured,EBUS,MII"
|
|
newline
|
|
bitfld.byte 0x03 0.--1. " P0 ,Port 0 configuration" "Not implemented,Not configured,EBUS,MII"
|
|
rgroup.word 0x08++0x01
|
|
line.word 0x00 "FEATURE,ESC Features Supported Register"
|
|
bitfld.word 0x00 11. " FSCONFIG ,Fixed FMMU/SyncManager configuration" "Variable,Fixed"
|
|
bitfld.word 0x00 10. " RWSUPP ,EtherCAT read/write command support" "Supported,Not supported"
|
|
bitfld.word 0x00 9. " LRW ,EtherCAT LRW command support" "Supported,Not supported"
|
|
newline
|
|
bitfld.word 0x00 8. " DCSYNC ,Enhanced DC SYNC activation" "Not available,Available"
|
|
bitfld.word 0x00 7. " FCS ,Separate handling of FCS errors" "Not supported,Supported"
|
|
bitfld.word 0x00 6. " LINKDECMII ,Enhanced link detection in MII" "Not available,Available"
|
|
newline
|
|
bitfld.word 0x00 3. " DCWID ,Distributed clocks (width)" "32 bits,64 bits"
|
|
bitfld.word 0x00 2. " DC ,Distributed clocks" "Not available,Available"
|
|
bitfld.word 0x00 0. " FMMU ,FMMU operation" "Bit oriented,Byte oriented"
|
|
rgroup.word 0x10++0x02 "Station Address Registers"
|
|
line.word 0x00 "STATION_ADR,Configured Station Address Register"
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "STATION_ALIAS,Configured Station Alias Register"
|
|
group.byte 0x20++0x01 "Write Protect Registers"
|
|
line.byte 0x00 "WR_REG_ENABLE,Write Register Enable Register"
|
|
bitfld.byte 0x00 0. " ENABLE ,Unlock write protection temporarily while registers are write protected" "Locked,Unlocked"
|
|
line.byte 0x01 "WR_REG_PROTECT,Write Register Protection Register"
|
|
bitfld.byte 0x01 0. " PROTECT ,Protection of registers against writing" "Disabled,Enabled"
|
|
group.byte 0x30++0x01
|
|
line.byte 0x00 "ESC_WR_ENABLE,ESC Write Enable Register"
|
|
bitfld.byte 0x00 0. " ENABLE ,Unlock the write protection temporarily while registers and memories are write protected by ESC write protection" "Locked,Unlocked"
|
|
line.byte 0x01 "ESC_WR_PROTECT,ESC Write Protection Register"
|
|
bitfld.byte 0x01 0. " PROTECT ,Protection of registers and process memories against writing" "Disabled,Enabled"
|
|
wgroup.byte 0x40++0x00 "Data Link Layer Registers"
|
|
line.byte 0x00 "ESC_RESET_ECAT_W,ESC Reset EtherCAT Register"
|
|
rgroup.byte 0x40++0x00
|
|
line.byte 0x00 "ESC_RESET_ECAT_R,ESC Reset EtherCAT Register"
|
|
bitfld.byte 0x00 0.--1. " RESET_ECAT ,Progress of the reset procedure" "Others,52h,45h,?..."
|
|
wgroup.byte 0x41++0x00
|
|
line.byte 0x00 "ESC_RESET_PDI_W,ESC Reset PDI Register"
|
|
rgroup.byte 0x41++0x00
|
|
line.byte 0x00 "ESC_RESET_PDI_R,ESC Reset PDI Register"
|
|
bitfld.byte 0x00 0.--1. " RESET_PDI ,Progress of the reset procedure" "Others,52h,45h,?..."
|
|
sif cpuis("R7S910*")
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "ESC_DL_CONTROL,ESC DL Control Register"
|
|
bitfld.long 0x00 24. " STAALIAS ,Station alias" "Ignored,Used for all"
|
|
bitfld.long 0x00 16.--18. " RXFIFO ,Set the RX FIFO size" "-40ns,-40ns,-40ns,-40ns,No change,No change,No change,Default"
|
|
bitfld.long 0x00 10.--11. " LP1 ,Loop port 1 configuration" "Auto,Auto closed,Opened,Closed"
|
|
newline
|
|
bitfld.long 0x00 8.--9. " LP0 ,Loop port 0 configuration" "Auto,Auto closed,Opened,Closed"
|
|
bitfld.long 0x00 1. " TEMPUSE ,Temporary use of bits 15 to 8 settings" "Permanent,Temporary"
|
|
bitfld.long 0x00 0. " FWDRULE ,Forwarding rule" "Not forwarded,Not destroyed"
|
|
else
|
|
group.long 0x100++0x03
|
|
line.long 0x00 "ESC_DL_CONTROL,ESC DL Control Register"
|
|
bitfld.long 0x00 24. " STAALIAS ,Station alias" "Ignored,Used for all"
|
|
bitfld.long 0x00 16.--18. " RXFIFO ,Set the RX FIFO size" "-40ns,-40ns,-40ns,-40ns,No change,No change,No change,Default"
|
|
bitfld.long 0x00 12.--13. " LP2 ,Loop port 2 configuration" "Auto,Auto closed,Opened,Closed"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " LP1 ,Loop port 1 configuration" "Auto,Auto closed,Opened,Closed"
|
|
bitfld.long 0x00 8.--9. " LP0 ,Loop port 0 configuration" "Auto,Auto closed,Opened,Closed"
|
|
bitfld.long 0x00 1. " TEMPUSE ,Temporary use of bits 15 to 8 settings" "Permanent,Temporary"
|
|
newline
|
|
bitfld.long 0x00 0. " FWDRULE ,Forwarding rule" "Not forwarded,Not destroyed"
|
|
endif
|
|
group.word 0x108++0x01
|
|
line.word 0x00 "PHYSICAL_RW_OFFSET,Physical Read/Write Offset Register"
|
|
hgroup.word 0x110++0x01
|
|
hide.word 0x00 "ESC_DL_STATUS,ESC DL Status Register"
|
|
in
|
|
hgroup.word 0x120++0x01 "Application Layer Registers"
|
|
hide.word 0x00 "AL_CONTROL,AL Control Register"
|
|
in
|
|
hgroup.word 0x130++0x01
|
|
hide.word 0x00 "AL_STATUS,AL Status Register"
|
|
in
|
|
rgroup.word 0x134++0x01
|
|
line.word 0x00 "AL_STATUS_CODE,AL Status Code Register"
|
|
group.byte 0x138++0x01
|
|
line.byte 0x00 "RUN_LED_OVERRIDE,RUN LED Override Register"
|
|
bitfld.byte 0x00 4. " OVERRIDEEN ,Override enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0.--3. " LEDCODE ,LED code" "Off,CH:Flash 1x-12x,,,,,,,,,,,,Blinking,Flickering,On"
|
|
line.byte 0x01 "ERR_LED_OVERRIDE,ERR LED Override Register"
|
|
bitfld.byte 0x01 4. " OVERRIDEEN ,Override enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0.--3. " LEDCODE ,LED code" "Off,CH:Flash 1x-12x,,,,,,,,,,,,Blinking,Flickering,On"
|
|
rgroup.byte 0x140++0x00 "PDI Registers"
|
|
line.byte 0x00 "PDI_CONTROL,PDI Control Register"
|
|
rgroup.byte 0x141++0x00
|
|
line.byte 0x00 "ESC_CONFIG,ESC Configuration Register"
|
|
bitfld.byte 0x00 5. " ENLP1 ,Sets enhanced link detection for port 1" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " ENLP0 ,Sets enhanced link detection for port 0" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " DCLATCH ,Latch input unit for distributed clocks" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " DCSYNC ,SYNC output unit for distributed clocks" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " ENLALLP ,Sets enhanced link detection for all ports" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " DEVEMU ,Device emulation" "Set by the PDI,Value written to the AL ctrl reg"
|
|
rgroup.byte 0x150++0x02
|
|
line.byte 0x00 "PDI_CONFIG,PDI Configuration Register"
|
|
bitfld.byte 0x00 5.--7. " ONCHIPBUS ,Type of on-chip bus" ",,2,?..."
|
|
sif cpuis("R7S910*")
|
|
bitfld.byte 0x00 0.--4. " ONCHIPBUSCLK ,Frequency of the on-chip bus clock" ",,,,100MHz,?..."
|
|
else
|
|
bitfld.byte 0x00 0.--4. " ONCHIPBUSCLK ,Frequency of the on-chip bus clock" ",,,,,5,?..."
|
|
endif
|
|
line.byte 0x01 "SYNC_LATCH_CONFIG,SYNC/LATCH PDI Configuration Register"
|
|
bitfld.byte 0x01 7. " SYNC1MAP ,Enable mapping of the SYNC1 state to bit3 of the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x01 6. " SYNCLAT1 ,SYNC1/LATCH1 configuration" "LATCH1 input,SYNC1 output"
|
|
bitfld.byte 0x01 4.--5. " SYNC1OUT ,SYNC1 output driver/polarity" ",,Active high,?..."
|
|
newline
|
|
bitfld.byte 0x01 3. " SYNC0MAP ,Enable mapping of the SYNC0 state to bit2 of the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x01 2. " SYNCLAT0 ,SYNC0/LATCH0 configuration" "LATCH1 input,SYNC1 output"
|
|
bitfld.byte 0x01 0.--1. " SYNC0OUT ,SYNC0 output driver/polarity" ",,Active high,?..."
|
|
line.byte 0x02 "EXT_PDI_CONFIG,Extended PDI Configuration Register"
|
|
bitfld.byte 0x02 0.--1. " DATABUSWID ,Data bus width of the PDI" "4 bytes,1 byte,2 bytes,?..."
|
|
group.word 0x200++0x02 "Interrupt Registers"
|
|
line.word 0x00 "ECAT_EVENT_MASK,EtherCAT Event Mask Register"
|
|
bitfld.word 0x00 11. " SMSTA7 ,Mirror value of SyncManager 7 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 10. " SMSTA6 ,Mirror value of SyncManager 6 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 9. " SMSTA5 ,Mirror value of SyncManager 5 map" "Not mapped,Mapped"
|
|
newline
|
|
bitfld.word 0x00 8. " SMSTA4 ,Mirror value of SyncManager 4 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 7. " SMSTA3 ,Mirror value of SyncManager 3 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 6. " SMSTA2 ,Mirror value of SyncManager 2 map" "Not mapped,Mapped"
|
|
newline
|
|
bitfld.word 0x00 5. " SMSTA1 ,Mirror value of SyncManager 1 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 4. " SMSTA0 ,Mirror value of SyncManager 0 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 3. " ALSTA ,AL status event map" "Not mapped,Mapped"
|
|
newline
|
|
bitfld.word 0x00 2. " DLSTA ,DL status event map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 0. " DCLATCH ,DC status event map" "Not mapped,Mapped"
|
|
group.long 0x204++0x03
|
|
line.long 0x00 "AL_EVENT_MASK,AL Event Mask Register"
|
|
bitfld.long 0x00 15. " SMINT7 ,SyncManager 7 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 14. " SMINT6 ,SyncManager 6 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 13. " SMINT5 ,SyncManager 5 interrupt mask" "Unmasked,Masked"
|
|
newline
|
|
bitfld.long 0x00 12. " SMINT4 ,SyncManager 4 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 11. " SMINT3 ,SyncManager 3 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 10. " SMINT2 ,SyncManager 2 interrupt mask" "Unmasked,Masked"
|
|
newline
|
|
bitfld.long 0x00 9. " SMINT1 ,SyncManager 1 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 8. " SMINT0 ,SyncManager 0 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 6. " WDPD ,Watchdog process data mask" "Unmasked,Masked"
|
|
newline
|
|
bitfld.long 0x00 4. " SYNCACT ,Change of the SyncManager activation register mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 3. " DCSYNC1STA ,State of DC SYNC1 mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 2. " DCSYNC0STA ,State of DC SYNC0 mask" "Unmasked,Masked"
|
|
newline
|
|
bitfld.long 0x00 1. " DCLATCH ,DC latch event mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 0. " ALCTRL ,AL control event mask" "Unmasked,Masked"
|
|
rgroup.word 0x210++0x01
|
|
line.word 0x00 "ECAT_EVENT_REQ,EtherCAT Event Request Register"
|
|
bitfld.word 0x00 11. " SMSTA7 ,Mirror value of SyncManager 7 status" "No event,Event pending"
|
|
bitfld.word 0x00 10. " SMSTA6 ,Mirror value of SyncManager 6 status" "No event,Event pending"
|
|
bitfld.word 0x00 9. " SMSTA5 ,Mirror value of SyncManager 5 status" "No event,Event pending"
|
|
newline
|
|
bitfld.word 0x00 8. " SMSTA4 ,Mirror value of SyncManager 4 status" "No event,Event pending"
|
|
bitfld.word 0x00 7. " SMSTA3 ,Mirror value of SyncManager 3 status" "No event,Event pending"
|
|
bitfld.word 0x00 6. " SMSTA2 ,Mirror value of SyncManager 2 status" "No event,Event pending"
|
|
newline
|
|
bitfld.word 0x00 5. " SMSTA1 ,Mirror value of SyncManager 1 status" "No event,Event pending"
|
|
bitfld.word 0x00 4. " SMSTA0 ,Mirror value of SyncManager 0 status" "No event,Event pending"
|
|
bitfld.word 0x00 3. " ALSTA ,AL status event" "Not changed,Changed"
|
|
newline
|
|
bitfld.word 0x00 2. " DLSTA ,DL status event" "Not changed,Changed"
|
|
bitfld.word 0x00 0. " DCLATCH ,DC latch event" "Not changed,Changed"
|
|
rgroup.long 0x220++0x03
|
|
line.long 0x00 "AL_EVENT_REQ,AL Event Request Register"
|
|
bitfld.long 0x00 15. " SMINT7 ,SyncManager 7 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 14. " SMINT6 ,SyncManager 6 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 13. " SMINT5 ,SyncManager 5 interrupt" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.long 0x00 12. " SMINT4 ,SyncManager 4 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 11. " SMINT3 ,SyncManager 3 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 10. " SMINT2 ,SyncManager 2 interrupt" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.long 0x00 9. " SMINT1 ,SyncManager 1 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 8. " SMINT0 ,SyncManager 0 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 6. " WDPD ,Watchdog process data" "Valid,Timeout"
|
|
newline
|
|
bitfld.long 0x00 4. " SYNCACT ,Change of the SyncManager activation register" "Not changed,Changed"
|
|
bitfld.long 0x00 3. " DCSYNC1STA ,State of DC SYNC1" "0,1"
|
|
bitfld.long 0x00 2. " DCSYNC0STA ,State of DC SYNC0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. " DCLATCH ,DC latch event" "Not changed,Changed"
|
|
bitfld.long 0x00 0. " ALCTRL ,AL control event" "Not changed,Written"
|
|
group.word 0x300++0x03 "Error Count Registers"
|
|
line.word 0x00 "RX_ERR_COUNT0,Rx Error Counter 0 Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " RXERRCNT ,Counter value of RX errors for port 0"
|
|
hexmask.word.byte 0x00 0.--7. 1. " INVFRMCNT ,Counter value of invalid frames for port 0"
|
|
line.word 0x02 "RX_ERR_COUNT1,Rx Error Counter 1 Register"
|
|
hexmask.word.byte 0x02 8.--15. 1. " RXERRCNT ,Counter value of RX errors for port 1"
|
|
hexmask.word.byte 0x02 0.--7. 1. " INVFRMCNT ,Counter value of invalid frames for port 1"
|
|
sif !cpuis("R7S910*")
|
|
group.word 0x304++0x01
|
|
line.word 0x00 "RX_ERR_COUNT2,Rx Error Counter 2 Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " RXERRCNT ,Counter value of RX errors for port 2"
|
|
hexmask.word.byte 0x00 0.--7. 1. " INVFRMCNT ,Counter value of invalid frames for port 2"
|
|
endif
|
|
sif cpuis("R7S910*")
|
|
group.byte 0x308++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT0,Forwarded Rx Error Counter 0 Register"
|
|
group.byte 0x30A++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT1,Forwarded Rx Error Counter 1 Register"
|
|
else
|
|
group.byte 0x308++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT0,Forwarded Rx Error Counter 0 Register"
|
|
group.byte 0x30A++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT1,Forwarded Rx Error Counter 1 Register"
|
|
group.byte 0x30C++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT2,Forwarded Rx Error Counter 2 Register"
|
|
endif
|
|
group.byte 0x30C++0x01
|
|
line.byte 0x00 "ECAT_PROC_ERR_COUNT,EtherCAT Processing Unit Error Counter Register"
|
|
line.byte 0x01 "PDI_ERR_COUNT,PDI Error Counter Register"
|
|
sif cpuis("R7S910*")
|
|
group.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT0,Lost Link Counter 0 Register"
|
|
group.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT1,Lost Link Counter 1 Register"
|
|
else
|
|
group.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT0,Lost Link Counter 0 Register"
|
|
group.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT1,Lost Link Counter 1 Register"
|
|
group.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT2,Lost Link Counter 2 Register"
|
|
endif
|
|
group.word 0x400++0x01 "Watchdog Registers"
|
|
line.word 0x00 "WD_DIVIDE,Watchdog Divider Register"
|
|
group.word 0x410++0x01
|
|
line.word 0x00 "WDT_PDI,Watchdog Time PDI Register"
|
|
group.word 0x420++0x01
|
|
line.word 0x00 "WDT_DATA,Watchdog Time Process Data Register"
|
|
hgroup.word 0x440++0x01
|
|
hide.word 0x00 "WDS_DATA,Watchdog Status Process Data Register"
|
|
in
|
|
group.byte 0x442++0x01
|
|
line.byte 0x00 "WDC_DATA,Watchdog Counter Process Data Register"
|
|
line.byte 0x01 "WDC_PDI,Watchdog Counter PDI Register"
|
|
group.byte 0x500++0x01 "SII EEPROM Interface Registers"
|
|
line.byte 0x00 "EEP_CONF,EEPROM Configuration Register"
|
|
bitfld.byte 0x00 1. " FORCEECAT ,Forcibly changes the right of access to the EEPROM by the EtherCAT" "Not changed,Changed"
|
|
bitfld.byte 0x00 0. " CTRLPDI ,Specifies whether EEPROM control is offered to the PDI" "No EEPROM control,EEPROM control"
|
|
if (((per.b(ad:0xA00D0000+0x500)&0x03)==0x01))
|
|
group.byte 0x501++0x00
|
|
line.byte 0x00 "EEP_STATE,EEPROM PDI Access State Register"
|
|
bitfld.byte 0x00 0. " PDIACCEES ,Right of access to the EEPROM" "No access,Access"
|
|
else
|
|
hgroup.byte 0x501++0x00
|
|
hide.byte 0x00 "EEP_STATE,EEPROM PDI Access State Register"
|
|
endif
|
|
if (((per.w(ad:0xA00D0000+0x502)&0x8000)==0x8000))
|
|
rgroup.word 0x502++0x03
|
|
line.word 0x00 "EEP_CONT_STAT,EEPROM Control/Status Register"
|
|
bitfld.word 0x00 15. " BUSY ,Indicates a busy state of the EEPROM interface" "Idle,Busy"
|
|
bitfld.word 0x00 14. " WRENERR ,Indicates error write enable" "No error,Error"
|
|
bitfld.word 0x00 13. " ACKCMDERR ,Indicates error acknowledge/command" "No error,Error"
|
|
newline
|
|
bitfld.word 0x00 12. " LOADSTA ,Indicates EEPROM loading status" "Loaded,Not loaded"
|
|
bitfld.word 0x00 11. " CKSUMERR ,Indicates checksum error in the ESC configuration area" "No error,Error"
|
|
bitfld.word 0x00 8.--10. " COMMAND ,Indicates checksum error in the ESC configuration area" "No command/EEPROM idle,Read,Write,,Reload,?..."
|
|
newline
|
|
bitfld.word 0x00 7. " PROMSIZE ,Selected EEPROM algorithm" "1 address byte,2 address bytes"
|
|
bitfld.word 0x00 6. " READBYTE ,Supported EEPROM read bytes" "4 bytes,8 bytes"
|
|
bitfld.word 0x00 0. " ECATWREN ,EtherCAT write enable" "Disabled,Enabled"
|
|
line.word 0x02 "EEP_ADR,EEPROM Address Register"
|
|
rgroup.long 0x508++0x03
|
|
line.long 0x00 "EEP_DATA,EEPROM Data Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " HIDATA ,Data read from the EEPROM"
|
|
hexmask.long.word 0x00 0.--15. 1. " LODATA ,Data to be written to the EEPROM or data read from the EEPROM"
|
|
else
|
|
group.word 0x502++0x03
|
|
line.word 0x00 "EEP_CONT_STAT,EEPROM Control/Status Register"
|
|
rbitfld.word 0x00 15. " BUSY ,Indicates a busy state of the EEPROM interface" "Idle,Busy"
|
|
rbitfld.word 0x00 14. " WRENERR ,Indicates error write enable" "No error,Error"
|
|
rbitfld.word 0x00 13. " ACKCMDERR ,Indicates error acknowledge/command" "No error,Error"
|
|
newline
|
|
rbitfld.word 0x00 12. " LOADSTA ,Indicates EEPROM loading status" "Loaded,Not loaded"
|
|
rbitfld.word 0x00 11. " CKSUMERR ,Indicates checksum error in the ESC configuration area" "No error,Error"
|
|
bitfld.word 0x00 8.--10. " COMMAND ,Indicates checksum error in the ESC configuration area" "No command/EEPROM idle,Read,Write,,Reload,?..."
|
|
newline
|
|
rbitfld.word 0x00 7. " PROMSIZE ,Selected EEPROM algorithm" "1 address byte,2 address bytes"
|
|
rbitfld.word 0x00 6. " READBYTE ,Supported EEPROM read bytes" "4 bytes,8 bytes"
|
|
bitfld.word 0x00 0. " ECATWREN ,EtherCAT write enable" "Disabled,Enabled"
|
|
line.word 0x02 "EEP_ADR,EEPROM Address Register"
|
|
group.long 0x508++0x03
|
|
line.long 0x00 "EEP_DATA,EEPROM Data Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " HIDATA ,Data read from the EEPROM"
|
|
hexmask.long.word 0x00 0.--15. 1. " LODATA ,Data to be written to the EEPROM or data read from the EEPROM"
|
|
endif
|
|
if (((per.w(ad:0xA00D0000+0x510)&0x8000)==0x8000))
|
|
rgroup.word 0x510++0x01 "MII Management Interface Registers"
|
|
line.word 0x00 "MII_CONT_STAT,MII Management Control/Status Register"
|
|
bitfld.word 0x00 15. " BUSY ,MII management interface is busy" "Idle,Busy"
|
|
bitfld.word 0x00 14. " CMDERR ,Command error occurred" "No error,Error"
|
|
bitfld.word 0x00 13. " READERR ,Read error occurred" "No error,Error"
|
|
newline
|
|
bitfld.word 0x00 9. " COMMAND[1] ,Current command/currently executed command" ",Write"
|
|
bitfld.word 0x00 8. " COMMAND[0] ,Current command/currently executed command" "No command/MI idle,Read"
|
|
hexmask.word.byte 0x00 3.--7. 0x08 " PHYOFFSET ,Indicate the PHY address offset"
|
|
newline
|
|
bitfld.word 0x00 2. " MILINK ,MI link detection" "Not available,Available"
|
|
bitfld.word 0x00 1. " PDICTRL ,MII management interface can be controlled by the PDI" "EtherCAT control,PDI control"
|
|
bitfld.word 0x00 0. " WREN ,Write enable" "Disabled,Enabled"
|
|
rgroup.byte 0x512++0x01
|
|
line.byte 0x00 "PHY_ADR,PHY Address Register"
|
|
hexmask.byte 0x00 0.--4. 0x01 " PHYADDR ,PHY address"
|
|
line.byte 0x01 "PHY_REG_ADR,PHY Register Address Register"
|
|
hexmask.byte 0x01 0.--4. 0x01 " PHYREGADDR ,Address of PHY register"
|
|
rgroup.word 0x514++0x01
|
|
line.word 0x00 "PHY_DATA,PHY Data Register"
|
|
else
|
|
group.word 0x510++0x01 "MII Management Interface Registers"
|
|
line.word 0x00 "MII_CONT_STAT,MII Management Control/Status Register"
|
|
rbitfld.word 0x00 15. " BUSY ,MII management interface is busy" "Idle,Busy"
|
|
rbitfld.word 0x00 14. " CMDERR ,Command error occurred" "No error,Error"
|
|
eventfld.word 0x00 13. " READERR ,Read error occurred" "No error,Error"
|
|
newline
|
|
eventfld.word 0x00 9. " COMMAND[1] ,Current command/currently executed command" ",Write"
|
|
eventfld.word 0x00 8. " COMMAND[0] ,Current command/currently executed command" "No command/MI idle,Read"
|
|
hexmask.word.byte 0x00 3.--7. 0x08 " PHYOFFSET ,Indicate the PHY address offset"
|
|
newline
|
|
rbitfld.word 0x00 2. " MILINK ,MI link detection" "Not available,Available"
|
|
rbitfld.word 0x00 1. " PDICTRL ,MII management interface can be controlled by the PDI" "EtherCAT control,PDI control"
|
|
bitfld.word 0x00 0. " WREN ,Write enable" "Disabled,Enabled"
|
|
group.byte 0x512++0x01
|
|
line.byte 0x00 "PHY_ADR,PHY Address Register"
|
|
hexmask.byte 0x00 0.--4. 0x01 " PHYADDR ,PHY address"
|
|
line.byte 0x01 "PHY_REG_ADR,PHY Register Address Register"
|
|
hexmask.byte 0x01 0.--4. 0x01 " PHYREGADDR ,Address of PHY register"
|
|
group.word 0x514++0x01
|
|
line.word 0x00 "PHY_DATA,PHY Data Register"
|
|
endif
|
|
if (((per.b(ad:0xA00D0000+0x517)&0x01)==0x01))
|
|
group.byte 0x516++0x00
|
|
line.byte 0x00 "MII_ECAT_ACS_STAT,MII Management EtherCAT Access State Register"
|
|
bitfld.byte 0x00 0. " ACSMII ,Right of access to the MII management interface" "Not exclusive,Exclusive"
|
|
else
|
|
rgroup.byte 0x516++0x00
|
|
line.byte 0x00 "MII_ECAT_ACS_STAT,MII Management EtherCAT Access State Register"
|
|
bitfld.byte 0x00 0. " ACSMII ,Right of access to the MII management interface" "Not exclusive,Exclusive"
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x516)&0x01)==0x00))&&(((per.l(ad:0xA00D0000+0x517)&0x02)==0x00))
|
|
group.byte 0x517++0x00
|
|
line.byte 0x00 "MII_PDI_ACS_STAT,MII Management PDI Access State Register"
|
|
rbitfld.byte 0x00 1. " FORPDI ,Forced change of access by the PDI" "Not forced,Forced"
|
|
bitfld.byte 0x00 0. " ACSMII ,Right of access to the MII management interface" "By the PDI,By the EtherCAT"
|
|
else
|
|
rgroup.byte 0x517++0x00
|
|
line.byte 0x00 "MII_PDI_ACS_STAT,MII Management PDI Access State Register"
|
|
bitfld.byte 0x00 1. " FORPDI ,Forced change of access by the PDI" "Not forced,Forced"
|
|
bitfld.byte 0x00 0. " ACSMII ,Right of access to the MII management interface" "By the PDI,By the EtherCAT"
|
|
endif
|
|
sif !cpuis("R7S910*")
|
|
group.byte 0x518++0x00
|
|
line.byte 0x00 "PHY_STATUS0,PHY Port Status 0 Register"
|
|
eventfld.byte 0x00 5. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
rbitfld.byte 0x00 4. " LINKPARTERR ,Link partner error" "Not error,Error"
|
|
eventfld.byte 0x00 3. " READERR ,Read error" "No error,Error"
|
|
newline
|
|
rbitfld.byte 0x00 2. " LINKSTAERR ,Link status error" "Not error,Error"
|
|
rbitfld.byte 0x00 1. " LINKSTA ,Link status" "No link,Link"
|
|
rbitfld.byte 0x00 0. " PHYLINKSTA ,Physical link status" "Down,Up"
|
|
group.byte 0x519++0x00
|
|
line.byte 0x00 "PHY_STATUS1,PHY Port Status 1 Register"
|
|
eventfld.byte 0x00 5. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
rbitfld.byte 0x00 4. " LINKPARTERR ,Link partner error" "Not error,Error"
|
|
eventfld.byte 0x00 3. " READERR ,Read error" "No error,Error"
|
|
newline
|
|
rbitfld.byte 0x00 2. " LINKSTAERR ,Link status error" "Not error,Error"
|
|
rbitfld.byte 0x00 1. " LINKSTA ,Link status" "No link,Link"
|
|
rbitfld.byte 0x00 0. " PHYLINKSTA ,Physical link status" "Down,Up"
|
|
group.byte 0x51A++0x00
|
|
line.byte 0x00 "PHY_STATUS2,PHY Port Status 2 Register"
|
|
eventfld.byte 0x00 5. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
rbitfld.byte 0x00 4. " LINKPARTERR ,Link partner error" "Not error,Error"
|
|
eventfld.byte 0x00 3. " READERR ,Read error" "No error,Error"
|
|
newline
|
|
rbitfld.byte 0x00 2. " LINKSTAERR ,Link status error" "Not error,Error"
|
|
rbitfld.byte 0x00 1. " LINKSTA ,Link status" "No link,Link"
|
|
rbitfld.byte 0x00 0. " PHYLINKSTA ,Physical link status" "Down,Up"
|
|
endif
|
|
newline
|
|
group.long 0x600++0x03 "FMMU 0 Registers"
|
|
line.long 0x00 "FMMU0_L_START_ADR,FMMU Logical Start Address 0 Register"
|
|
group.word (0x600+0x04)++0x01
|
|
line.word 0x00 "FMMU0_LEN,FMMU Length 0 Register"
|
|
group.byte (0x600+0x06)++0x01
|
|
line.byte 0x00 "FMMU0_L_START_BIT,FMMU Logical Start Bit 0 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU0" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU0_L_STOP_BIT,FMMU Logical Stop Bit 0 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU0" "0,1,2,3,4,5,6,7"
|
|
group.word (0x600+0x08)++0x01
|
|
line.word 0x00 "FMMU0_P_START_ADR,FMMU Physical Start Address 0 Register"
|
|
group.byte (0x600+0x0A)++0x02
|
|
line.byte 0x00 "FMMU0_P_START_BIT,FMMU Physical Start Bit 0 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU0_TYPE,FMMU Physical Type 0 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU0_ACT,FMMU Activate 0 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU0" "Disabled,Enabled"
|
|
group.long 0x610++0x03 "FMMU 1 Registers"
|
|
line.long 0x00 "FMMU1_L_START_ADR,FMMU Logical Start Address 1 Register"
|
|
group.word (0x610+0x04)++0x01
|
|
line.word 0x00 "FMMU1_LEN,FMMU Length 1 Register"
|
|
group.byte (0x610+0x06)++0x01
|
|
line.byte 0x00 "FMMU1_L_START_BIT,FMMU Logical Start Bit 1 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU1" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU1_L_STOP_BIT,FMMU Logical Stop Bit 1 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU1" "0,1,2,3,4,5,6,7"
|
|
group.word (0x610+0x08)++0x01
|
|
line.word 0x00 "FMMU1_P_START_ADR,FMMU Physical Start Address 1 Register"
|
|
group.byte (0x610+0x0A)++0x02
|
|
line.byte 0x00 "FMMU1_P_START_BIT,FMMU Physical Start Bit 1 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU1_TYPE,FMMU Physical Type 1 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU1_ACT,FMMU Activate 1 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU1" "Disabled,Enabled"
|
|
group.long 0x620++0x03 "FMMU 2 Registers"
|
|
line.long 0x00 "FMMU2_L_START_ADR,FMMU Logical Start Address 2 Register"
|
|
group.word (0x620+0x04)++0x01
|
|
line.word 0x00 "FMMU2_LEN,FMMU Length 2 Register"
|
|
group.byte (0x620+0x06)++0x01
|
|
line.byte 0x00 "FMMU2_L_START_BIT,FMMU Logical Start Bit 2 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU2" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU2_L_STOP_BIT,FMMU Logical Stop Bit 2 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU2" "0,1,2,3,4,5,6,7"
|
|
group.word (0x620+0x08)++0x01
|
|
line.word 0x00 "FMMU2_P_START_ADR,FMMU Physical Start Address 2 Register"
|
|
group.byte (0x620+0x0A)++0x02
|
|
line.byte 0x00 "FMMU2_P_START_BIT,FMMU Physical Start Bit 2 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU2_TYPE,FMMU Physical Type 2 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU2_ACT,FMMU Activate 2 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU2" "Disabled,Enabled"
|
|
group.long 0x630++0x03 "FMMU 3 Registers"
|
|
line.long 0x00 "FMMU3_L_START_ADR,FMMU Logical Start Address 3 Register"
|
|
group.word (0x630+0x04)++0x01
|
|
line.word 0x00 "FMMU3_LEN,FMMU Length 3 Register"
|
|
group.byte (0x630+0x06)++0x01
|
|
line.byte 0x00 "FMMU3_L_START_BIT,FMMU Logical Start Bit 3 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU3" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU3_L_STOP_BIT,FMMU Logical Stop Bit 3 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU3" "0,1,2,3,4,5,6,7"
|
|
group.word (0x630+0x08)++0x01
|
|
line.word 0x00 "FMMU3_P_START_ADR,FMMU Physical Start Address 3 Register"
|
|
group.byte (0x630+0x0A)++0x02
|
|
line.byte 0x00 "FMMU3_P_START_BIT,FMMU Physical Start Bit 3 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU3_TYPE,FMMU Physical Type 3 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU3_ACT,FMMU Activate 3 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU3" "Disabled,Enabled"
|
|
group.long 0x640++0x03 "FMMU 4 Registers"
|
|
line.long 0x00 "FMMU4_L_START_ADR,FMMU Logical Start Address 4 Register"
|
|
group.word (0x640+0x04)++0x01
|
|
line.word 0x00 "FMMU4_LEN,FMMU Length 4 Register"
|
|
group.byte (0x640+0x06)++0x01
|
|
line.byte 0x00 "FMMU4_L_START_BIT,FMMU Logical Start Bit 4 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU4" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU4_L_STOP_BIT,FMMU Logical Stop Bit 4 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU4" "0,1,2,3,4,5,6,7"
|
|
group.word (0x640+0x08)++0x01
|
|
line.word 0x00 "FMMU4_P_START_ADR,FMMU Physical Start Address 4 Register"
|
|
group.byte (0x640+0x0A)++0x02
|
|
line.byte 0x00 "FMMU4_P_START_BIT,FMMU Physical Start Bit 4 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU4_TYPE,FMMU Physical Type 4 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU4_ACT,FMMU Activate 4 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU4" "Disabled,Enabled"
|
|
group.long 0x650++0x03 "FMMU 5 Registers"
|
|
line.long 0x00 "FMMU5_L_START_ADR,FMMU Logical Start Address 5 Register"
|
|
group.word (0x650+0x04)++0x01
|
|
line.word 0x00 "FMMU5_LEN,FMMU Length 5 Register"
|
|
group.byte (0x650+0x06)++0x01
|
|
line.byte 0x00 "FMMU5_L_START_BIT,FMMU Logical Start Bit 5 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU5" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU5_L_STOP_BIT,FMMU Logical Stop Bit 5 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU5" "0,1,2,3,4,5,6,7"
|
|
group.word (0x650+0x08)++0x01
|
|
line.word 0x00 "FMMU5_P_START_ADR,FMMU Physical Start Address 5 Register"
|
|
group.byte (0x650+0x0A)++0x02
|
|
line.byte 0x00 "FMMU5_P_START_BIT,FMMU Physical Start Bit 5 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU5_TYPE,FMMU Physical Type 5 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU5_ACT,FMMU Activate 5 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU5" "Disabled,Enabled"
|
|
group.long 0x660++0x03 "FMMU 6 Registers"
|
|
line.long 0x00 "FMMU6_L_START_ADR,FMMU Logical Start Address 6 Register"
|
|
group.word (0x660+0x04)++0x01
|
|
line.word 0x00 "FMMU6_LEN,FMMU Length 6 Register"
|
|
group.byte (0x660+0x06)++0x01
|
|
line.byte 0x00 "FMMU6_L_START_BIT,FMMU Logical Start Bit 6 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU6" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU6_L_STOP_BIT,FMMU Logical Stop Bit 6 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU6" "0,1,2,3,4,5,6,7"
|
|
group.word (0x660+0x08)++0x01
|
|
line.word 0x00 "FMMU6_P_START_ADR,FMMU Physical Start Address 6 Register"
|
|
group.byte (0x660+0x0A)++0x02
|
|
line.byte 0x00 "FMMU6_P_START_BIT,FMMU Physical Start Bit 6 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU6_TYPE,FMMU Physical Type 6 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU6_ACT,FMMU Activate 6 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU6" "Disabled,Enabled"
|
|
group.long 0x670++0x03 "FMMU 7 Registers"
|
|
line.long 0x00 "FMMU7_L_START_ADR,FMMU Logical Start Address 7 Register"
|
|
group.word (0x670+0x04)++0x01
|
|
line.word 0x00 "FMMU7_LEN,FMMU Length 7 Register"
|
|
group.byte (0x670+0x06)++0x01
|
|
line.byte 0x00 "FMMU7_L_START_BIT,FMMU Logical Start Bit 7 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU7" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU7_L_STOP_BIT,FMMU Logical Stop Bit 7 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU7" "0,1,2,3,4,5,6,7"
|
|
group.word (0x670+0x08)++0x01
|
|
line.word 0x00 "FMMU7_P_START_ADR,FMMU Physical Start Address 7 Register"
|
|
group.byte (0x670+0x0A)++0x02
|
|
line.byte 0x00 "FMMU7_P_START_BIT,FMMU Physical Start Bit 7 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU7_TYPE,FMMU Physical Type 7 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU7_ACT,FMMU Activate 7 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU7" "Disabled,Enabled"
|
|
newline
|
|
if (((per.l(ad:0xA00D0000+0x800+0x06)&0x01)==0x00))
|
|
group.word 0x800++0x03 "SyncManager 0 Registers"
|
|
line.word 0x00 "SM0_P_START_ADR,SyncManager Physical Start Address 0 Register"
|
|
line.word 0x02 "SM0_LEN,SyncManager Length 0 Register"
|
|
group.byte (0x800+0x04)++0x00
|
|
line.byte 0x00 "SM0_CONTROL,SyncManager Control 0 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
else
|
|
rgroup.word 0x800++0x03 "SyncManager 0 Registers"
|
|
line.word 0x00 "SM0_P_START_ADR,SyncManager Physical Start Address 0 Register"
|
|
line.word 0x02 "SM0_LEN,yncManager Length 0 Register"
|
|
rgroup.byte (0x800+0x04)++0x00
|
|
line.byte 0x00 "SM0_CONTROL,SyncManager Control 0 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x800+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x800+0x05)++0x00
|
|
line.byte 0x00 "SM0_STATUS,SyncManager Status 0 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x800+0x05)++0x00
|
|
line.byte 0x00 "SM0_STATUS,SyncManager Status 0 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
group.byte (0x800+0x06)++0x01
|
|
line.byte 0x00 "SM0_ACT,SyncManager Activate 0 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM0_PDI_CONT,SyncManager PDI Control 0 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
if (((per.l(ad:0xA00D0000+0x808+0x06)&0x01)==0x00))
|
|
group.word 0x808++0x03 "SyncManager 1 Registers"
|
|
line.word 0x00 "SM1_P_START_ADR,SyncManager Physical Start Address 1 Register"
|
|
line.word 0x02 "SM1_LEN,SyncManager Length 1 Register"
|
|
group.byte (0x808+0x04)++0x00
|
|
line.byte 0x00 "SM1_CONTROL,SyncManager Control 1 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
else
|
|
rgroup.word 0x808++0x03 "SyncManager 1 Registers"
|
|
line.word 0x00 "SM1_P_START_ADR,SyncManager Physical Start Address 1 Register"
|
|
line.word 0x02 "SM1_LEN,yncManager Length 1 Register"
|
|
rgroup.byte (0x808+0x04)++0x00
|
|
line.byte 0x00 "SM1_CONTROL,SyncManager Control 1 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x808+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x808+0x05)++0x00
|
|
line.byte 0x00 "SM1_STATUS,SyncManager Status 1 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x808+0x05)++0x00
|
|
line.byte 0x00 "SM1_STATUS,SyncManager Status 1 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
group.byte (0x808+0x06)++0x01
|
|
line.byte 0x00 "SM1_ACT,SyncManager Activate 1 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM1_PDI_CONT,SyncManager PDI Control 1 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
if (((per.l(ad:0xA00D0000+0x810+0x06)&0x01)==0x00))
|
|
group.word 0x810++0x03 "SyncManager 2 Registers"
|
|
line.word 0x00 "SM2_P_START_ADR,SyncManager Physical Start Address 2 Register"
|
|
line.word 0x02 "SM2_LEN,SyncManager Length 2 Register"
|
|
group.byte (0x810+0x04)++0x00
|
|
line.byte 0x00 "SM2_CONTROL,SyncManager Control 2 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
else
|
|
rgroup.word 0x810++0x03 "SyncManager 2 Registers"
|
|
line.word 0x00 "SM2_P_START_ADR,SyncManager Physical Start Address 2 Register"
|
|
line.word 0x02 "SM2_LEN,yncManager Length 2 Register"
|
|
rgroup.byte (0x810+0x04)++0x00
|
|
line.byte 0x00 "SM2_CONTROL,SyncManager Control 2 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x810+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x810+0x05)++0x00
|
|
line.byte 0x00 "SM2_STATUS,SyncManager Status 2 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x810+0x05)++0x00
|
|
line.byte 0x00 "SM2_STATUS,SyncManager Status 2 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
group.byte (0x810+0x06)++0x01
|
|
line.byte 0x00 "SM2_ACT,SyncManager Activate 2 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM2_PDI_CONT,SyncManager PDI Control 2 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
if (((per.l(ad:0xA00D0000+0x818+0x06)&0x01)==0x00))
|
|
group.word 0x818++0x03 "SyncManager 3 Registers"
|
|
line.word 0x00 "SM3_P_START_ADR,SyncManager Physical Start Address 3 Register"
|
|
line.word 0x02 "SM3_LEN,SyncManager Length 3 Register"
|
|
group.byte (0x818+0x04)++0x00
|
|
line.byte 0x00 "SM3_CONTROL,SyncManager Control 3 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
else
|
|
rgroup.word 0x818++0x03 "SyncManager 3 Registers"
|
|
line.word 0x00 "SM3_P_START_ADR,SyncManager Physical Start Address 3 Register"
|
|
line.word 0x02 "SM3_LEN,yncManager Length 3 Register"
|
|
rgroup.byte (0x818+0x04)++0x00
|
|
line.byte 0x00 "SM3_CONTROL,SyncManager Control 3 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x818+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x818+0x05)++0x00
|
|
line.byte 0x00 "SM3_STATUS,SyncManager Status 3 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x818+0x05)++0x00
|
|
line.byte 0x00 "SM3_STATUS,SyncManager Status 3 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
group.byte (0x818+0x06)++0x01
|
|
line.byte 0x00 "SM3_ACT,SyncManager Activate 3 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM3_PDI_CONT,SyncManager PDI Control 3 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
if (((per.l(ad:0xA00D0000+0x820+0x06)&0x01)==0x00))
|
|
group.word 0x820++0x03 "SyncManager 4 Registers"
|
|
line.word 0x00 "SM4_P_START_ADR,SyncManager Physical Start Address 4 Register"
|
|
line.word 0x02 "SM4_LEN,SyncManager Length 4 Register"
|
|
group.byte (0x820+0x04)++0x00
|
|
line.byte 0x00 "SM4_CONTROL,SyncManager Control 4 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
else
|
|
rgroup.word 0x820++0x03 "SyncManager 4 Registers"
|
|
line.word 0x00 "SM4_P_START_ADR,SyncManager Physical Start Address 4 Register"
|
|
line.word 0x02 "SM4_LEN,yncManager Length 4 Register"
|
|
rgroup.byte (0x820+0x04)++0x00
|
|
line.byte 0x00 "SM4_CONTROL,SyncManager Control 4 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x820+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x820+0x05)++0x00
|
|
line.byte 0x00 "SM4_STATUS,SyncManager Status 4 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x820+0x05)++0x00
|
|
line.byte 0x00 "SM4_STATUS,SyncManager Status 4 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
group.byte (0x820+0x06)++0x01
|
|
line.byte 0x00 "SM4_ACT,SyncManager Activate 4 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM4_PDI_CONT,SyncManager PDI Control 4 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
if (((per.l(ad:0xA00D0000+0x828+0x06)&0x01)==0x00))
|
|
group.word 0x828++0x03 "SyncManager 5 Registers"
|
|
line.word 0x00 "SM5_P_START_ADR,SyncManager Physical Start Address 5 Register"
|
|
line.word 0x02 "SM5_LEN,SyncManager Length 5 Register"
|
|
group.byte (0x828+0x04)++0x00
|
|
line.byte 0x00 "SM5_CONTROL,SyncManager Control 5 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
else
|
|
rgroup.word 0x828++0x03 "SyncManager 5 Registers"
|
|
line.word 0x00 "SM5_P_START_ADR,SyncManager Physical Start Address 5 Register"
|
|
line.word 0x02 "SM5_LEN,yncManager Length 5 Register"
|
|
rgroup.byte (0x828+0x04)++0x00
|
|
line.byte 0x00 "SM5_CONTROL,SyncManager Control 5 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x828+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x828+0x05)++0x00
|
|
line.byte 0x00 "SM5_STATUS,SyncManager Status 5 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x828+0x05)++0x00
|
|
line.byte 0x00 "SM5_STATUS,SyncManager Status 5 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
group.byte (0x828+0x06)++0x01
|
|
line.byte 0x00 "SM5_ACT,SyncManager Activate 5 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM5_PDI_CONT,SyncManager PDI Control 5 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
if (((per.l(ad:0xA00D0000+0x830+0x06)&0x01)==0x00))
|
|
group.word 0x830++0x03 "SyncManager 6 Registers"
|
|
line.word 0x00 "SM6_P_START_ADR,SyncManager Physical Start Address 6 Register"
|
|
line.word 0x02 "SM6_LEN,SyncManager Length 6 Register"
|
|
group.byte (0x830+0x04)++0x00
|
|
line.byte 0x00 "SM6_CONTROL,SyncManager Control 6 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
else
|
|
rgroup.word 0x830++0x03 "SyncManager 6 Registers"
|
|
line.word 0x00 "SM6_P_START_ADR,SyncManager Physical Start Address 6 Register"
|
|
line.word 0x02 "SM6_LEN,yncManager Length 6 Register"
|
|
rgroup.byte (0x830+0x04)++0x00
|
|
line.byte 0x00 "SM6_CONTROL,SyncManager Control 6 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x830+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x830+0x05)++0x00
|
|
line.byte 0x00 "SM6_STATUS,SyncManager Status 6 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x830+0x05)++0x00
|
|
line.byte 0x00 "SM6_STATUS,SyncManager Status 6 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
group.byte (0x830+0x06)++0x01
|
|
line.byte 0x00 "SM6_ACT,SyncManager Activate 6 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM6_PDI_CONT,SyncManager PDI Control 6 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
if (((per.l(ad:0xA00D0000+0x838+0x06)&0x01)==0x00))
|
|
group.word 0x838++0x03 "SyncManager 7 Registers"
|
|
line.word 0x00 "SM7_P_START_ADR,SyncManager Physical Start Address 7 Register"
|
|
line.word 0x02 "SM7_LEN,SyncManager Length 7 Register"
|
|
group.byte (0x838+0x04)++0x00
|
|
line.byte 0x00 "SM7_CONTROL,SyncManager Control 7 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
else
|
|
rgroup.word 0x838++0x03 "SyncManager 7 Registers"
|
|
line.word 0x00 "SM7_P_START_ADR,SyncManager Physical Start Address 7 Register"
|
|
line.word 0x02 "SM7_LEN,yncManager Length 7 Register"
|
|
rgroup.byte (0x838+0x04)++0x00
|
|
line.byte 0x00 "SM7_CONTROL,SyncManager Control 7 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
endif
|
|
if (((per.l(ad:0xA00D0000+0x838+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x838+0x05)++0x00
|
|
line.byte 0x00 "SM7_STATUS,SyncManager Status 7 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x838+0x05)++0x00
|
|
line.byte 0x00 "SM7_STATUS,SyncManager Status 7 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
group.byte (0x838+0x06)++0x01
|
|
line.byte 0x00 "SM7_ACT,SyncManager Activate 7 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM7_PDI_CONT,SyncManager PDI Control 7 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
group.long 0x900++0x03 "Distributed Clock Registers"
|
|
line.long 0x00 "DC_RCV_TIME_PORT0,Receive Times Port0 Register"
|
|
sif cpuis("R7S910*")
|
|
rgroup.long 0x904++0x07
|
|
line.long 0x00 "DC_RCV_TIME_PORT1,Receive Times Port1 Register"
|
|
else
|
|
rgroup.long 0x904++0x07
|
|
line.long 0x00 "DC_RCV_TIME_PORT1,Receive Times Port1 Register"
|
|
line.long 0x04 "DC_RCV_TIME_PORT2,Receive Times Port2 Register"
|
|
endif
|
|
group.quad 0x910++0x07
|
|
line.quad 0x00 "DC_SYS_TIME,System Time Register"
|
|
rgroup.quad 0x918++0x0F
|
|
line.quad 0x00 "DC_RCV_TIME_UNIT,Receive Time EtherCAT Processing Unit Register"
|
|
line.quad 0x08 "DC_SYS_TIME_OFFSET,System Time Offset Register"
|
|
rgroup.long 0x928++0x07
|
|
line.long 0x00 "DC_SYS_TIME_DELAY,System Time Delay Register"
|
|
line.long 0x04 "DC_SYS_TIME_DIFF,System Time Difference Register"
|
|
bitfld.long 0x04 31. " LOCALCOPY ,Local copy of the system time is greater than or equal to, or is less than, the latest received copy of the system time" "Greater,Less"
|
|
hexmask.long 0x04 0.--30. 1. " DIFF ,Indicates a mean difference between the local copy of the system time and received system time"
|
|
group.word 0x930++0x01
|
|
line.word 0x00 "DC_SPEED_COUNT_START,Speed Counter Start Register"
|
|
hexmask.word 0x00 0.--14. 1. " SPDCNTSTRT ,Bandwidth for adjustment of the local copy of the system time"
|
|
rgroup.word 0x932++0x01
|
|
line.word 0x00 "DC_SPEED_COUNT_DIFF,Speed Counter Diff Register"
|
|
group.byte 0x934++0x01
|
|
line.byte 0x00 "DC_SYS_TIME_DIFF_FIL_DEPTH,System Time Difference Filter Depth Register"
|
|
bitfld.byte 0x00 0.--3. " SYSTIMDEP ,Filter depth for averaging the received system time deviation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
line.byte 0x01 "DC_SPEED_COUNT_FIL_DEPTH,Speed Counter Filter Depth Register"
|
|
bitfld.byte 0x01 0.--3. " CLKPERDEP ,Filter depth for averaging the clock period deviation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group.byte 0x980++0x01
|
|
line.byte 0x00 "DC_CYC_CONT,Cyclic Unit Control Register"
|
|
bitfld.byte 0x00 5. " LATCH1 ,Control of latch input unit 1" "EtherCAT control,PDI control"
|
|
bitfld.byte 0x00 4. " LATCH0 ,Control of latch input unit 0" "EtherCAT control,PDI control"
|
|
bitfld.byte 0x00 0. " SYNCOUT ,Control of the SYNC output unit" "EtherCAT control,PDI control"
|
|
line.byte 0x01 "DC_ACT,Activation Register"
|
|
eventfld.byte 0x01 7. " DBGPULSE ,Sync signal debug pulse" "Deactivated,Activated"
|
|
bitfld.byte 0x01 6. " NEARFUTURE ,Range to be considered the near future" "Up to 263 ns,Up to 261 ns"
|
|
bitfld.byte 0x01 5. " STARTTIME ,Selects whether checking the plausibility of the start time and response to implausible start times is to proceed" "Start time reached,Start time outside the range of the near future"
|
|
newline
|
|
bitfld.byte 0x01 4. " EXTSTARTTIME ,Extends start time cyclic operation" "Not extended,Extended"
|
|
bitfld.byte 0x01 3. " AUTOACT ,Activate the Sync output unit automatically" "Deactivated,Activated"
|
|
bitfld.byte 0x01 2. " SYNC1 ,SYNC1 output" "Deactivated,Pulse generated"
|
|
newline
|
|
bitfld.byte 0x01 1. " SYNC0 ,SYNC0 output" "Deactivated,Pulse generated"
|
|
bitfld.byte 0x01 0. " SYNCACT ,Sync output unit activate" "Deactivated,Activated"
|
|
rgroup.word 0x982++0x01
|
|
line.word 0x00 "DC_PULSE_LEN,Pulse Length Of SyncSignals Register"
|
|
rgroup.byte 0x984++0x00
|
|
line.byte 0x00 "DC_ACT_STAT,Activation Status Register"
|
|
bitfld.byte 0x00 2. " STARTTIME ,Plausibility check result of the start time cyclic operation register" "Within the near future,Out of the near future"
|
|
bitfld.byte 0x00 1. " SYNC1ACT ,Activation state of SYNC1" "Not pending,Pending"
|
|
bitfld.byte 0x00 0. " SYNC0ACT ,Activation state of SYNC0" "Not pending,Pending"
|
|
rgroup.byte 0x98E++0x01
|
|
line.byte 0x00 "DC_SYNC0_STAT,SYNC0 Status Register"
|
|
bitfld.byte 0x00 0. " SYNC0STA ,SYNC0 state for acknowledge mode" "0,1"
|
|
line.byte 0x01 "DC_SYNC1_STAT,SYNC1 Status Register"
|
|
bitfld.byte 0x01 0. " SYNC1STA ,SYNC1 state for acknowledge mode" "0,1"
|
|
if (((per.b(ad:0xA00D0000+0x981)&0x01)==0x01))
|
|
rgroup.quad 0x990++0x07
|
|
line.quad 0x00 "DC_CYC_START_TIME,Start Time Cyclic Operation/Next SYNC0 Pulse Register"
|
|
else
|
|
group.quad 0x990++0x07
|
|
line.quad 0x00 "DC_CYC_START_TIME,Start Time Cyclic Operation/Next SYNC0 Pulse Register"
|
|
endif
|
|
rgroup.quad 0x998++0x07
|
|
line.quad 0x00 "DC_NEXT_SYNC1_PULSE,Next SYNC1 Pulse Register"
|
|
group.long 0x9A0++0x07
|
|
line.long 0x00 "DC_SYNC0_CYC_TIME,SYNC0 Cycle Time Register"
|
|
line.long 0x04 "DC_SYNC1_CYC_TIME,SYNC1 Cycle Time Register"
|
|
group.byte 0x9A8++0x01
|
|
line.byte 0x00 "DC_LATCH0_CONT,Latch0 Control Register"
|
|
bitfld.byte 0x00 1. " NEGEDGE ,Function of the falling edge of the latch 0 input signal" "Continuous,Single event"
|
|
bitfld.byte 0x00 0. " POSEDGE ,Function of the rising edge of the latch 0 input signal" "Continuous,Single event"
|
|
line.byte 0x01 "DC_LATCH1_CONT,Latch1 Control Register"
|
|
bitfld.byte 0x01 1. " NEGEDGE ,Function of the falling edge of the latch 1 input signal" "Continuous,Single event"
|
|
bitfld.byte 0x01 0. " POSEDGE ,Function of the rising edge of the latch 1 input signal" "Continuous,Single event"
|
|
rgroup.byte 0x9AE++0x01
|
|
line.byte 0x00 "DC_LATCH0_STAT,Latch0 Status Register"
|
|
bitfld.byte 0x00 2. " PINSTATE ,State of the latch 0 input pin" "0,1"
|
|
bitfld.byte 0x00 1. " EVENTNEG ,Detection of falling edges of the event latch 0 signal" "Not detected,Detected"
|
|
bitfld.byte 0x00 0. " EVENTPOS ,Detection of rising edges of the event latch 0 signal" "Not detected,Detected"
|
|
line.byte 0x01 "DC_LATCH1_STAT,Latch1 Status Register"
|
|
bitfld.byte 0x01 2. " PINSTATE ,State of the latch 1 input pin" "0,1"
|
|
bitfld.byte 0x01 1. " EVENTNEG ,Detection of falling edges of the event latch 1 signal" "Not detected,Detected"
|
|
bitfld.byte 0x01 0. " EVENTPOS ,Detection of rising edges of the event latch 1 signal" "Not detected,Detected"
|
|
rgroup.quad 0x9B0++0x1F
|
|
line.quad 0x00 "DC_LATCH0_TIME_POS,Latch0 Time Positive Edge Register"
|
|
line.quad 0x08 "DC_LATCH0_TIME_NEG,Latch0 Time Negative Edge Register"
|
|
line.quad 0x10 "DC_LATCH1_TIME_POS,Latch1 Time Positive Edge Register"
|
|
line.quad 0x18 "DC_LATCH1_TIME_NEG,Latch1 Time Negative Edge Register"
|
|
rgroup.long 0x9F0++0x03
|
|
line.long 0x00 "DC_ECAT_CNG_EV_TIME,Buffer Change Event Time Register"
|
|
rgroup.long 0x9F8++0x07
|
|
line.long 0x00 "DC_PDI_START_EV_TIME,PDI Buffer Start Event Time Register"
|
|
line.long 0x04 "DC_PDI_CNG_EV_TIME,PDI Buffer Change Event Time Register"
|
|
rgroup.quad 0xE00++0x0F "Other Registers"
|
|
line.quad 0x00 "PRODUCT_ID,PRODUCT ID Register"
|
|
line.quad 0x08 "VENDOR_ID,Vendor ID Register"
|
|
hexmask.quad.long 0x08 0.--31. 1. " VENDORID ,Vendor ID"
|
|
sif cpuis("R7S910*")
|
|
group.long 0xF80++0x03
|
|
line.long 0x00 "USER_RAM,User RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0xF80)--ad:((ad:0xA00D0000)+0xFFF) /Long"
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "DATA_RAM,Process Data RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0x1000)--ad:((ad:0xA00D0000)+0x2FFF) /Long"
|
|
else
|
|
group.long 0xF80++0x03
|
|
line.long 0x00 "USER_RAM,User RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0xF80)--ad:((ad:0xA00D0000)+0xFFF) /Long"
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "DATA_RAM,Process Data RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0x1000)--ad:((ad:0xA00D0000)+0x2FFF) /Long"
|
|
endif
|
|
else
|
|
rgroup.byte 0x00++0x01 "ESC Information Registers"
|
|
line.byte 0x00 "TYPE,Type Register"
|
|
line.byte 0x01 "REVISION,Revision Register"
|
|
rgroup.word 0x02++0x01
|
|
line.word 0x00 "BUILD,Build Register"
|
|
rgroup.byte 0x04++0x03
|
|
line.byte 0x00 "FMMU_NUM,FMMUs Supported Register"
|
|
line.byte 0x01 "SYNC_MANAGER,SyncManagers Supported Register"
|
|
line.byte 0x02 "RAM_SIZE,RAM Size Register"
|
|
line.byte 0x03 "PORT_DESC,Port Descriptor Register"
|
|
bitfld.byte 0x03 6.--7. " P3 ,Port 3 configuration" "Not implemented,Not configured,EBUS,MII"
|
|
bitfld.byte 0x03 4.--5. " P2 ,Port 2 configuration" "Not implemented,Not configured,EBUS,MII"
|
|
bitfld.byte 0x03 2.--3. " P1 ,Port 1 configuration" "Not implemented,Not configured,EBUS,MII"
|
|
newline
|
|
bitfld.byte 0x03 0.--1. " P0 ,Port 0 configuration" "Not implemented,Not configured,EBUS,MII"
|
|
rgroup.word 0x08++0x01
|
|
line.word 0x00 "FEATURE,ESC Features Supported Register"
|
|
bitfld.word 0x00 11. " FSCONFIG ,Fixed FMMU/SyncManager configuration" "Variable,Fixed"
|
|
bitfld.word 0x00 10. " RWSUPP ,EtherCAT read/write command support" "Supported,Not supported"
|
|
bitfld.word 0x00 9. " LRW ,EtherCAT LRW command support" "Supported,Not supported"
|
|
newline
|
|
bitfld.word 0x00 8. " DCSYNC ,Enhanced DC SYNC activation" "Not available,Available"
|
|
bitfld.word 0x00 7. " FCS ,Separate handling of FCS errors" "Not supported,Supported"
|
|
bitfld.word 0x00 6. " LINKDECMII ,Enhanced link detection in MII" "Not available,Available"
|
|
newline
|
|
bitfld.word 0x00 3. " DCWID ,Distributed clocks (width)" "32 bits,64 bits"
|
|
bitfld.word 0x00 2. " DC ,Distributed clocks" "Not available,Available"
|
|
bitfld.word 0x00 0. " FMMU ,FMMU operation" "Bit oriented,Byte oriented"
|
|
rgroup.word 0x10++0x03 "Station Address Registers"
|
|
line.word 0x00 "STATION_ADR,Configured Station Address Register"
|
|
line.word 0x02 "STATION_ALIAS,Configured Station Alias Register"
|
|
group.byte 0x20++0x01 "Write Protect Registers"
|
|
line.byte 0x00 "WR_REG_ENABLE,Write Register Enable Register"
|
|
bitfld.byte 0x00 0. " ENABLE ,Unlock write protection temporarily while registers are write protected" "Locked,Unlocked"
|
|
line.byte 0x01 "WR_REG_PROTECT,Write Register Protection Register"
|
|
bitfld.byte 0x01 0. " PROTECT ,Protection of registers against writing" "Disabled,Enabled"
|
|
group.byte 0x30++0x01
|
|
line.byte 0x00 "ESC_WR_ENABLE,ESC Write Enable Register"
|
|
bitfld.byte 0x00 0. " ENABLE ,Unlock the write protection temporarily while registers and memories are write protected by ESC write protection" "Locked,Unlocked"
|
|
line.byte 0x01 "ESC_WR_PROTECT,ESC Write Protection Register"
|
|
bitfld.byte 0x01 0. " PROTECT ,Protection of registers and process memories against writing" "Disabled,Enabled"
|
|
rgroup.byte 0x40++0x01 "Data Link Layer Registers"
|
|
line.byte 0x00 "ESC_RESET_ECAT_R,ESC Reset EtherCAT Register"
|
|
bitfld.byte 0x00 0.--1. " RESET_ECAT ,Progress of the reset procedure" "Others,52h,45h,?..."
|
|
line.byte 0x01 "ESC_RESET_PDI_R,ESC Reset PDI Register"
|
|
bitfld.byte 0x01 0.--1. " RESET_PDI ,Progress of the reset procedure" "Others,52h,45h,?..."
|
|
sif cpuis("R7S910*")
|
|
rgroup.long 0x100++0x03
|
|
line.long 0x00 "ESC_DL_CONTROL,ESC DL Control Register"
|
|
bitfld.long 0x00 24. " STAALIAS ,Station alias" "Ignored,Used for all"
|
|
bitfld.long 0x00 16.--18. " RXFIFO ,Set the RX FIFO size" "-40ns,-40ns,-40ns,-40ns,No change,No change,No change,Default"
|
|
bitfld.long 0x00 10.--11. " LP1 ,Loop port 1 configuration" "Auto,Auto closed,Opened,Closed"
|
|
newline
|
|
bitfld.long 0x00 8.--9. " LP0 ,Loop port 0 configuration" "Auto,Auto closed,Opened,Closed"
|
|
bitfld.long 0x00 1. " TEMPUSE ,Temporary use of bits 15 to 8 settings" "Permanent,Temporary"
|
|
bitfld.long 0x00 0. " FWDRULE ,Forwarding rule" "Non EtherCAT frames forwarded,Non EtherCAT frames destroyed"
|
|
else
|
|
rgroup.long 0x100++0x03
|
|
line.long 0x00 "ESC_DL_CONTROL,ESC DL Control Register"
|
|
bitfld.long 0x00 24. " STAALIAS ,Station alias" "Ignored,Used for all"
|
|
bitfld.long 0x00 16.--18. " RXFIFO ,Set the RX FIFO size" "-40ns,-40ns,-40ns,-40ns,No change,No change,No change,Default"
|
|
bitfld.long 0x00 12.--13. " LP2 ,Loop port 2 configuration" "Auto,Auto closed,Opened,Closed"
|
|
newline
|
|
bitfld.long 0x00 10.--11. " LP1 ,Loop port 1 configuration" "Auto,Auto closed,Opened,Closed"
|
|
bitfld.long 0x00 8.--9. " LP0 ,Loop port 0 configuration" "Auto,Auto closed,Opened,Closed"
|
|
bitfld.long 0x00 1. " TEMPUSE ,Temporary use of bits 15 to 8 settings" "Permanent,Temporary"
|
|
newline
|
|
bitfld.long 0x00 0. " FWDRULE ,Forwarding rule" "Non EtherCAT frames forwarded,Non EtherCAT frames destroyed"
|
|
endif
|
|
rgroup.word 0x108++0x01
|
|
line.word 0x00 "PHYSICAL_RW_OFFSET,Physical Read/Write Offset Register"
|
|
hgroup.word 0x110++0x01
|
|
hide.word 0x00 "ESC_DL_STATUS,ESC DL Status Register"
|
|
in
|
|
hgroup.word 0x120++0x01 "Application Layer Registers"
|
|
hide.word 0x00 "AL_CONTROL,AL Control Register"
|
|
in
|
|
hgroup.word 0x130++0x01
|
|
hide.word 0x00 "AL_STATUS,AL Status Register"
|
|
in
|
|
rgroup.word 0x134++0x01
|
|
line.word 0x00 "AL_STATUS_CODE,AL Status Code Register"
|
|
rgroup.byte 0x138++0x01
|
|
line.byte 0x00 "RUN_LED_OVERRIDE,RUN LED Override Register"
|
|
bitfld.byte 0x00 4. " OVERRIDEEN ,Override enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0.--3. " LEDCODE ,LED code" "Off,CH:Flash 1x-12x,,,,,,,,,,,,Blinking,Flickering,On"
|
|
line.byte 0x01 "ERR_LED_OVERRIDE,ERR LED Override Register"
|
|
bitfld.byte 0x01 4. " OVERRIDEEN ,Override enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0.--3. " LEDCODE ,LED code" "Off,CH:Flash 1x-12x,,,,,,,,,,,,Blinking,Flickering,On"
|
|
rgroup.byte 0x140++0x00 "PDI Registers"
|
|
line.byte 0x00 "PDI_CONTROL,PDI Control Register"
|
|
rgroup.byte 0x141++0x00
|
|
line.byte 0x00 "ESC_CONFIG,ESC Configuration Register"
|
|
bitfld.byte 0x00 5. " ENLP1 ,Sets enhanced link detection for port 1" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " ENLP0 ,Sets enhanced link detection for port 0" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " DCLATCH ,Latch input unit for distributed clocks" ",Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2. " DCSYNC ,SYNC output unit for distributed clocks" ",Enabled"
|
|
bitfld.byte 0x00 1. " ENLALLP ,Sets enhanced link detection for all ports" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " DEVEMU ,Device emulation" "Set by the PDI,Value written to the AL ctrl reg"
|
|
rgroup.byte 0x150++0x02
|
|
line.byte 0x00 "PDI_CONFIG,PDI Configuration Register"
|
|
bitfld.byte 0x00 5.--7. " ONCHIPBUS ,Type of on-chip bus" ",,2,?..."
|
|
sif cpuis("R7S910*")
|
|
bitfld.byte 0x00 0.--4. " ONCHIPBUSCLK ,Frequency of the on-chip bus clock" ",,,,100MHz,?..."
|
|
else
|
|
bitfld.byte 0x00 0.--4. " ONCHIPBUSCLK ,Frequency of the on-chip bus clock" ",,,,,5,?..."
|
|
endif
|
|
line.byte 0x01 "SYNC_LATCH_CONFIG,SYNC/LATCH PDI Configuration Register"
|
|
bitfld.byte 0x01 7. " SYNC1MAP ,Enable mapping of the SYNC1 state to bit3 of the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x01 6. " SYNCLAT1 ,SYNC1/LATCH1 configuration" "LATCH1 input,SYNC1 output"
|
|
bitfld.byte 0x01 4.--5. " SYNC1OUT ,SYNC1 output driver/polarity" ",,Active high,?..."
|
|
newline
|
|
bitfld.byte 0x01 3. " SYNC0MAP ,Enable mapping of the SYNC0 state to bit2 of the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x01 2. " SYNCLAT0 ,SYNC0/LATCH0 configuration" "LATCH1 input,SYNC1 output"
|
|
bitfld.byte 0x01 0.--1. " SYNC0OUT ,SYNC0 output driver/polarity" ",,Active high,?..."
|
|
line.byte 0x02 "EXT_PDI_CONFIG,Extended PDI Configuration Register"
|
|
bitfld.byte 0x02 0.--1. " DATABUSWID ,Data bus width of the PDI" "4 bytes,1 byte,2 bytes,?..."
|
|
rgroup.word 0x200++0x01 "Interrupt Registers"
|
|
line.word 0x00 "ECAT_EVENT_MASK,EtherCAT Event Mask Register"
|
|
bitfld.word 0x00 11. " SMSTA7 ,Mirror value of SyncManager 7 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 10. " SMSTA6 ,Mirror value of SyncManager 6 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 9. " SMSTA5 ,Mirror value of SyncManager 5 map" "Not mapped,Mapped"
|
|
newline
|
|
bitfld.word 0x00 8. " SMSTA4 ,Mirror value of SyncManager 4 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 7. " SMSTA3 ,Mirror value of SyncManager 3 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 6. " SMSTA2 ,Mirror value of SyncManager 2 map" "Not mapped,Mapped"
|
|
newline
|
|
bitfld.word 0x00 5. " SMSTA1 ,Mirror value of SyncManager 1 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 4. " SMSTA0 ,Mirror value of SyncManager 0 map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 3. " ALSTA ,AL status event map" "Not mapped,Mapped"
|
|
newline
|
|
bitfld.word 0x00 2. " DLSTA ,DL status event map" "Not mapped,Mapped"
|
|
bitfld.word 0x00 0. " DCLATCH ,DC status event map" "Not mapped,Mapped"
|
|
rgroup.long 0x204++0x03
|
|
line.long 0x00 "AL_EVENT_MASK,AL Event Mask Register"
|
|
bitfld.long 0x00 15. " SMINT7 ,SyncManager 7 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 14. " SMINT6 ,SyncManager 6 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 13. " SMINT5 ,SyncManager 5 interrupt mask" "Unmasked,Masked"
|
|
newline
|
|
bitfld.long 0x00 12. " SMINT4 ,SyncManager 4 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 11. " SMINT3 ,SyncManager 3 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 10. " SMINT2 ,SyncManager 2 interrupt mask" "Unmasked,Masked"
|
|
newline
|
|
bitfld.long 0x00 9. " SMINT1 ,SyncManager 1 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 8. " SMINT0 ,SyncManager 0 interrupt mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 6. " WDPD ,Watchdog process data mask" "Unmasked,Masked"
|
|
newline
|
|
bitfld.long 0x00 4. " SYNCACT ,Change of the SyncManager activation register mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 3. " DCSYNC1STA ,State of DC SYNC1 mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 2. " DCSYNC0STA ,State of DC SYNC0 mask" "Unmasked,Masked"
|
|
newline
|
|
bitfld.long 0x00 1. " DCLATCH ,DC latch event mask" "Unmasked,Masked"
|
|
bitfld.long 0x00 0. " ALCTRL ,AL control event mask" "Unmasked,Masked"
|
|
rgroup.word 0x210++0x01
|
|
line.word 0x00 "ECAT_EVENT_REQ,EtherCAT Event Request Register"
|
|
bitfld.word 0x00 11. " SMSTA7 ,Mirror value of SyncManager 7 status" "No event,Event pending"
|
|
bitfld.word 0x00 10. " SMSTA6 ,Mirror value of SyncManager 6 status" "No event,Event pending"
|
|
bitfld.word 0x00 9. " SMSTA5 ,Mirror value of SyncManager 5 status" "No event,Event pending"
|
|
newline
|
|
bitfld.word 0x00 8. " SMSTA4 ,Mirror value of SyncManager 4 status" "No event,Event pending"
|
|
bitfld.word 0x00 7. " SMSTA3 ,Mirror value of SyncManager 3 status" "No event,Event pending"
|
|
bitfld.word 0x00 6. " SMSTA2 ,Mirror value of SyncManager 2 status" "No event,Event pending"
|
|
newline
|
|
bitfld.word 0x00 5. " SMSTA1 ,Mirror value of SyncManager 1 status" "No event,Event pending"
|
|
bitfld.word 0x00 4. " SMSTA0 ,Mirror value of SyncManager 0 status" "No event,Event pending"
|
|
bitfld.word 0x00 3. " ALSTA ,AL status event" "Not changed,Changed"
|
|
newline
|
|
bitfld.word 0x00 2. " DLSTA ,DL status event" "Not changed,Changed"
|
|
bitfld.word 0x00 0. " DCLATCH ,DC latch event" "Not changed,Changed"
|
|
rgroup.long 0x220++0x03
|
|
line.long 0x00 "AL_EVENT_REQ,AL Event Request Register"
|
|
bitfld.long 0x00 15. " SMINT7 ,SyncManager 7 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 14. " SMINT6 ,SyncManager 6 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 13. " SMINT5 ,SyncManager 5 interrupt" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.long 0x00 12. " SMINT4 ,SyncManager 4 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 11. " SMINT3 ,SyncManager 3 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 10. " SMINT2 ,SyncManager 2 interrupt" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.long 0x00 9. " SMINT1 ,SyncManager 1 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 8. " SMINT0 ,SyncManager 0 interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 6. " WDPD ,Watchdog process data" "Valid,Timeout"
|
|
newline
|
|
bitfld.long 0x00 4. " SYNCACT ,Change of the SyncManager activation register" "Not changed,Changed"
|
|
bitfld.long 0x00 3. " DCSYNC1STA ,State of DC SYNC1" "0,1"
|
|
bitfld.long 0x00 2. " DCSYNC0STA ,State of DC SYNC0" "0,1"
|
|
newline
|
|
bitfld.long 0x00 1. " DCLATCH ,DC latch event" "Not changed,Changed"
|
|
bitfld.long 0x00 0. " ALCTRL ,AL control event" "Not changed,Written"
|
|
rgroup.word 0x300++0x03 "Error Count Registers"
|
|
line.word 0x00 "RX_ERR_COUNT0,Rx Error Counter 0 Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " RXERRCNT ,Counter value of RX errors for port 0"
|
|
hexmask.word.byte 0x00 0.--7. 1. " INVFRMCNT ,Counter value of invalid frames for port 0"
|
|
line.word 0x02 "RX_ERR_COUNT1,Rx Error Counter 1 Register"
|
|
hexmask.word.byte 0x02 8.--15. 1. " RXERRCNT ,Counter value of RX errors for port 1"
|
|
hexmask.word.byte 0x02 0.--7. 1. " INVFRMCNT ,Counter value of invalid frames for port 1"
|
|
sif !cpuis("R7S910*")
|
|
rgroup.word 0x306++0x01
|
|
line.word 0x00 "RX_ERR_COUNT0,Rx Error Counter 2 Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " RXERRCNT ,Counter value of RX errors for port 2"
|
|
hexmask.word.byte 0x00 0.--7. 1. " INVFRMCNT ,Counter value of invalid frames for port 2"
|
|
endif
|
|
sif cpuis("R7S910*")
|
|
rgroup.byte 0x308++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT0,Forwarded Rx Error Counter 0 Register"
|
|
rgroup.byte 0x30A++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT1,Forwarded Rx Error Counter 1 Register"
|
|
else
|
|
rgroup.byte 0x308++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT0,Forwarded Rx Error Counter 0 Register"
|
|
rgroup.byte 0x30A++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT1,Forwarded Rx Error Counter 1 Register"
|
|
rgroup.byte 0x30C++0x00
|
|
line.byte 0x00 "FWD_RX_ERR_COUNT2,Forwarded Rx Error Counter 2 Register"
|
|
endif
|
|
rgroup.byte 0x30C++0x01
|
|
line.byte 0x00 "ECAT_PROC_ERR_COUNT,EtherCAT Processing Unit Error Counter Register"
|
|
line.byte 0x01 "PDI_ERR_COUNT,PDI Error Counter Register"
|
|
sif cpuis("R7S910*")
|
|
rgroup.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT0,Lost Link Counter 0 Register"
|
|
rgroup.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT1,Lost Link Counter 1 Register"
|
|
else
|
|
rgroup.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT0,Lost Link Counter 0 Register"
|
|
rgroup.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT1,Lost Link Counter 1 Register"
|
|
rgroup.byte 0x310++0x00
|
|
line.byte 0x00 "LOST_LINK_COUNT2,Lost Link Counter 2 Register"
|
|
endif
|
|
rgroup.word 0x400++0x01 "Watchdog Registers"
|
|
line.word 0x00 "WD_DIVIDE,Watchdog Divider Register"
|
|
rgroup.word 0x410++0x01
|
|
line.word 0x00 "WDT_PDI,Watchdog Time PDI Register"
|
|
rgroup.word 0x420++0x01
|
|
line.word 0x00 "WDT_DATA,Watchdog Time Process Data Register"
|
|
hgroup.word 0x440++0x01
|
|
hide.word 0x00 "WDS_DATA,Watchdog Status Process Data Register"
|
|
in
|
|
rgroup.byte 0x442++0x01
|
|
line.byte 0x00 "WDC_DATA,Watchdog Counter Process Data Register"
|
|
line.byte 0x01 "WDC_PDI,Watchdog Counter PDI Register"
|
|
rgroup.byte 0x500++0x01 "SII EEPROM Interface Registers"
|
|
line.byte 0x00 "EEP_CONF,EEPROM Configuration Register"
|
|
bitfld.byte 0x00 1. " FORCEECAT ,Forcibly changes the right of access to the EEPROM by the EtherCAT" "Not changed,Changed"
|
|
bitfld.byte 0x00 0. " CTRLPDI ,Specifies whether EEPROM control is offered to the PDI" "No EEPROM control,EEPROM control"
|
|
line.byte 0x01 "EEP_STATE,EEPROM PDI Access State Register"
|
|
bitfld.byte 0x01 0. " PDIACCEES ,Right of access to the EEPROM" "No access,Access"
|
|
rgroup.word 0x502++0x03
|
|
line.word 0x00 "EEP_CONT_STAT,EEPROM Control/Status Register"
|
|
bitfld.word 0x00 15. " BUSY ,Indicates a busy state of the EEPROM interface" "Idle,Busy"
|
|
bitfld.word 0x00 14. " WRENERR ,Indicates error write enable" "No error,Error"
|
|
bitfld.word 0x00 13. " ACKCMDERR ,Indicates error acknowledge/command" "No error,Error"
|
|
newline
|
|
bitfld.word 0x00 12. " LOADSTA ,Indicates EEPROM loading status" "Loaded,Not loaded"
|
|
bitfld.word 0x00 11. " CKSUMERR ,Indicates checksum error in the ESC configuration area" "No error,Error"
|
|
bitfld.word 0x00 8.--10. " COMMAND ,Indicates checksum error in the ESC configuration area" "No command/EEPROM idle,Read,Write,,Reload,?..."
|
|
newline
|
|
bitfld.word 0x00 7. " PROMSIZE ,Selected EEPROM algorithm" "1 address byte,2 address bytes"
|
|
bitfld.word 0x00 6. " READBYTE ,Supported EEPROM read bytes" "4 bytes,8 bytes"
|
|
bitfld.word 0x00 0. " ECATWREN ,EtherCAT write enable" "Disabled,Enabled"
|
|
line.word 0x02 "EEP_ADR,EEPROM Address Register"
|
|
rgroup.long 0x508++0x03
|
|
line.long 0x00 "EEP_DATA,EEPROM Data Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " HIDATA ,Data read from the EEPROM"
|
|
hexmask.long.word 0x00 0.--15. 1. " LODATA ,Data to be written to the EEPROM or data read from the EEPROM"
|
|
rgroup.word 0x510++0x01 "MII Management Interface Registers"
|
|
line.word 0x00 "MII_CONT_STAT,MII Management Control/Status Register"
|
|
bitfld.word 0x00 15. " BUSY ,MII management interface is busy" "Idle,Busy"
|
|
bitfld.word 0x00 14. " CMDERR ,Command error occurred" "No error,Error"
|
|
bitfld.word 0x00 13. " READERR ,Read error occurred" "No error,Error"
|
|
newline
|
|
bitfld.word 0x00 9. " COMMAND[1] ,Current command/currently executed command" ",Write"
|
|
bitfld.word 0x00 8. " COMMAND[0] ,Current command/currently executed command" "No command/MI idle,Read"
|
|
bitfld.word 0x00 3.--7. " PHYOFFSET ,Indicate the PHY address offset" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
newline
|
|
bitfld.word 0x00 2. " MILINK ,MI link detection" "Not available,Available"
|
|
bitfld.word 0x00 1. " PDICTRL ,MII management interface can be controlled by the PDI" "EtherCAT control,PDI control"
|
|
bitfld.word 0x00 0. " WREN ,Write enable" "Disabled,Enabled"
|
|
rgroup.byte 0x512++0x01
|
|
line.byte 0x00 "PHY_ADR,PHY Address Register"
|
|
hexmask.byte 0x00 0.--4. 0x01 " PHYADDR ,PHY address"
|
|
line.byte 0x01 "PHY_REG_ADR,PHY Register Address Register"
|
|
hexmask.byte 0x01 0.--4. 0x01 " PHYREGADDR ,Address of PHY register"
|
|
rgroup.word 0x514++0x01
|
|
line.word 0x00 "PHY_DATA,PHY Data Register"
|
|
rgroup.byte 0x516++0x01
|
|
line.byte 0x00 "MII_ECAT_ACS_STAT,MII Management EtherCAT Access State Register"
|
|
bitfld.byte 0x00 0. " ACSMII ,Right of access to the MII management interface" "Not exclusive,Exclusive"
|
|
line.byte 0x01 "MII_PDI_ACS_STAT,MII Management PDI Access State Register"
|
|
bitfld.byte 0x01 1. " FORPDI ,Forced change of access by the PDI" "Not forced,Forced"
|
|
bitfld.byte 0x01 0. " ACSMII ,Right of access to the MII management interface" "By the PDI,By the EtherCAT"
|
|
sif !cpuis("R7S910*")
|
|
rgroup.byte 0x518++0x00
|
|
line.byte 0x00 "PHY_STATUS0,PHY Port Status 0 Register"
|
|
bitfld.byte 0x00 5. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
bitfld.byte 0x00 4. " LINKPARTERR ,Link partner error" "Not error,Error"
|
|
bitfld.byte 0x00 3. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
newline
|
|
bitfld.byte 0x00 2. " LINKSTAERR ,Link status error" "Not error,Error"
|
|
bitfld.byte 0x00 1. " LINKSTA ,Link status" "No link,Link"
|
|
bitfld.byte 0x00 0. " PHYLINKSTA ,Physical link status" "Down,Up"
|
|
rgroup.byte 0x519++0x00
|
|
line.byte 0x00 "PHY_STATUS1,PHY Port Status 1 Register"
|
|
bitfld.byte 0x00 5. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
bitfld.byte 0x00 4. " LINKPARTERR ,Link partner error" "Not error,Error"
|
|
bitfld.byte 0x00 3. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
newline
|
|
bitfld.byte 0x00 2. " LINKSTAERR ,Link status error" "Not error,Error"
|
|
bitfld.byte 0x00 1. " LINKSTA ,Link status" "No link,Link"
|
|
bitfld.byte 0x00 0. " PHYLINKSTA ,Physical link status" "Down,Up"
|
|
rgroup.byte 0x51A++0x00
|
|
line.byte 0x00 "PHY_STATUS2,PHY Port Status 2 Register"
|
|
bitfld.byte 0x00 5. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
bitfld.byte 0x00 4. " LINKPARTERR ,Link partner error" "Not error,Error"
|
|
bitfld.byte 0x00 3. " PHYCONFIG ,PHY configuration update" "Not updated,Updated"
|
|
newline
|
|
bitfld.byte 0x00 2. " LINKSTAERR ,Link status error" "Not error,Error"
|
|
bitfld.byte 0x00 1. " LINKSTA ,Link status" "No link,Link"
|
|
bitfld.byte 0x00 0. " PHYLINKSTA ,Physical link status" "Down,Up"
|
|
endif
|
|
rgroup.long 0x600++0x03 "FMMU 0 Registers"
|
|
line.long 0x00 "FMMU0_L_START_ADR,FMMU Logical Start Address 0 Register"
|
|
rgroup.word (0x600+0x04)++0x01
|
|
line.word 0x00 "FMMU0_LEN,FMMU Length 0 Register"
|
|
rgroup.byte (0x600+0x06)++0x01
|
|
line.byte 0x00 "FMMU0_L_START_BIT,FMMU Logical Start Bit 0 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU0" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU0_L_STOP_BIT,FMMU Logical Stop Bit 0 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU0" "0,1,2,3,4,5,6,7"
|
|
rgroup.word (0x600+0x08)++0x01
|
|
line.word 0x00 "FMMU0_P_START_ADR,FMMU Physical Start Address 0 Register"
|
|
rgroup.byte (0x600+0x0A)++0x02
|
|
line.byte 0x00 "FMMU0_P_START_BIT,FMMU Physical Start Bit 0 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU0_TYPE,FMMU Physical Type 0 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU0_ACT,FMMU Activate 0 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU0" "Disabled,Enabled"
|
|
rgroup.long 0x610++0x03 "FMMU 1 Registers"
|
|
line.long 0x00 "FMMU1_L_START_ADR,FMMU Logical Start Address 1 Register"
|
|
rgroup.word (0x610+0x04)++0x01
|
|
line.word 0x00 "FMMU1_LEN,FMMU Length 1 Register"
|
|
rgroup.byte (0x610+0x06)++0x01
|
|
line.byte 0x00 "FMMU1_L_START_BIT,FMMU Logical Start Bit 1 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU1" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU1_L_STOP_BIT,FMMU Logical Stop Bit 1 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU1" "0,1,2,3,4,5,6,7"
|
|
rgroup.word (0x610+0x08)++0x01
|
|
line.word 0x00 "FMMU1_P_START_ADR,FMMU Physical Start Address 1 Register"
|
|
rgroup.byte (0x610+0x0A)++0x02
|
|
line.byte 0x00 "FMMU1_P_START_BIT,FMMU Physical Start Bit 1 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU1_TYPE,FMMU Physical Type 1 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU1_ACT,FMMU Activate 1 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU1" "Disabled,Enabled"
|
|
rgroup.long 0x620++0x03 "FMMU 2 Registers"
|
|
line.long 0x00 "FMMU2_L_START_ADR,FMMU Logical Start Address 2 Register"
|
|
rgroup.word (0x620+0x04)++0x01
|
|
line.word 0x00 "FMMU2_LEN,FMMU Length 2 Register"
|
|
rgroup.byte (0x620+0x06)++0x01
|
|
line.byte 0x00 "FMMU2_L_START_BIT,FMMU Logical Start Bit 2 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU2" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU2_L_STOP_BIT,FMMU Logical Stop Bit 2 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU2" "0,1,2,3,4,5,6,7"
|
|
rgroup.word (0x620+0x08)++0x01
|
|
line.word 0x00 "FMMU2_P_START_ADR,FMMU Physical Start Address 2 Register"
|
|
rgroup.byte (0x620+0x0A)++0x02
|
|
line.byte 0x00 "FMMU2_P_START_BIT,FMMU Physical Start Bit 2 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU2_TYPE,FMMU Physical Type 2 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU2_ACT,FMMU Activate 2 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU2" "Disabled,Enabled"
|
|
rgroup.long 0x630++0x03 "FMMU 3 Registers"
|
|
line.long 0x00 "FMMU3_L_START_ADR,FMMU Logical Start Address 3 Register"
|
|
rgroup.word (0x630+0x04)++0x01
|
|
line.word 0x00 "FMMU3_LEN,FMMU Length 3 Register"
|
|
rgroup.byte (0x630+0x06)++0x01
|
|
line.byte 0x00 "FMMU3_L_START_BIT,FMMU Logical Start Bit 3 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU3" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU3_L_STOP_BIT,FMMU Logical Stop Bit 3 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU3" "0,1,2,3,4,5,6,7"
|
|
rgroup.word (0x630+0x08)++0x01
|
|
line.word 0x00 "FMMU3_P_START_ADR,FMMU Physical Start Address 3 Register"
|
|
rgroup.byte (0x630+0x0A)++0x02
|
|
line.byte 0x00 "FMMU3_P_START_BIT,FMMU Physical Start Bit 3 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU3_TYPE,FMMU Physical Type 3 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU3_ACT,FMMU Activate 3 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU3" "Disabled,Enabled"
|
|
rgroup.long 0x640++0x03 "FMMU 4 Registers"
|
|
line.long 0x00 "FMMU4_L_START_ADR,FMMU Logical Start Address 4 Register"
|
|
rgroup.word (0x640+0x04)++0x01
|
|
line.word 0x00 "FMMU4_LEN,FMMU Length 4 Register"
|
|
rgroup.byte (0x640+0x06)++0x01
|
|
line.byte 0x00 "FMMU4_L_START_BIT,FMMU Logical Start Bit 4 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU4" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU4_L_STOP_BIT,FMMU Logical Stop Bit 4 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU4" "0,1,2,3,4,5,6,7"
|
|
rgroup.word (0x640+0x08)++0x01
|
|
line.word 0x00 "FMMU4_P_START_ADR,FMMU Physical Start Address 4 Register"
|
|
rgroup.byte (0x640+0x0A)++0x02
|
|
line.byte 0x00 "FMMU4_P_START_BIT,FMMU Physical Start Bit 4 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU4_TYPE,FMMU Physical Type 4 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU4_ACT,FMMU Activate 4 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU4" "Disabled,Enabled"
|
|
rgroup.long 0x650++0x03 "FMMU 5 Registers"
|
|
line.long 0x00 "FMMU5_L_START_ADR,FMMU Logical Start Address 5 Register"
|
|
rgroup.word (0x650+0x04)++0x01
|
|
line.word 0x00 "FMMU5_LEN,FMMU Length 5 Register"
|
|
rgroup.byte (0x650+0x06)++0x01
|
|
line.byte 0x00 "FMMU5_L_START_BIT,FMMU Logical Start Bit 5 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU5" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU5_L_STOP_BIT,FMMU Logical Stop Bit 5 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU5" "0,1,2,3,4,5,6,7"
|
|
rgroup.word (0x650+0x08)++0x01
|
|
line.word 0x00 "FMMU5_P_START_ADR,FMMU Physical Start Address 5 Register"
|
|
rgroup.byte (0x650+0x0A)++0x02
|
|
line.byte 0x00 "FMMU5_P_START_BIT,FMMU Physical Start Bit 5 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU5_TYPE,FMMU Physical Type 5 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU5_ACT,FMMU Activate 5 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU5" "Disabled,Enabled"
|
|
rgroup.long 0x660++0x03 "FMMU 6 Registers"
|
|
line.long 0x00 "FMMU6_L_START_ADR,FMMU Logical Start Address 6 Register"
|
|
rgroup.word (0x660+0x04)++0x01
|
|
line.word 0x00 "FMMU6_LEN,FMMU Length 6 Register"
|
|
rgroup.byte (0x660+0x06)++0x01
|
|
line.byte 0x00 "FMMU6_L_START_BIT,FMMU Logical Start Bit 6 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU6" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU6_L_STOP_BIT,FMMU Logical Stop Bit 6 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU6" "0,1,2,3,4,5,6,7"
|
|
rgroup.word (0x660+0x08)++0x01
|
|
line.word 0x00 "FMMU6_P_START_ADR,FMMU Physical Start Address 6 Register"
|
|
rgroup.byte (0x660+0x0A)++0x02
|
|
line.byte 0x00 "FMMU6_P_START_BIT,FMMU Physical Start Bit 6 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU6_TYPE,FMMU Physical Type 6 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU6_ACT,FMMU Activate 6 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU6" "Disabled,Enabled"
|
|
rgroup.long 0x670++0x03 "FMMU 7 Registers"
|
|
line.long 0x00 "FMMU7_L_START_ADR,FMMU Logical Start Address 7 Register"
|
|
rgroup.word (0x670+0x04)++0x01
|
|
line.word 0x00 "FMMU7_LEN,FMMU Length 7 Register"
|
|
rgroup.byte (0x670+0x06)++0x01
|
|
line.byte 0x00 "FMMU7_L_START_BIT,FMMU Logical Start Bit 7 Register"
|
|
bitfld.byte 0x00 0.--2. " LSTABIT ,Start bits of the logical start address for FMMU7" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU7_L_STOP_BIT,FMMU Logical Stop Bit 7 Register"
|
|
bitfld.byte 0x01 0.--2. " LSTPBIT ,Last bits of the logical end address for FMMU7" "0,1,2,3,4,5,6,7"
|
|
rgroup.word (0x670+0x08)++0x01
|
|
line.word 0x00 "FMMU7_P_START_ADR,FMMU Physical Start Address 7 Register"
|
|
rgroup.byte (0x670+0x0A)++0x02
|
|
line.byte 0x00 "FMMU7_P_START_BIT,FMMU Physical Start Bit 7 Register"
|
|
bitfld.byte 0x00 0.--2. " PHYSTABIT ,Start bits of the physical start address to which the start bits of the logical start address will be mapped" "0,1,2,3,4,5,6,7"
|
|
line.byte 0x01 "FMMU7_TYPE,FMMU Physical Type 7 Register"
|
|
bitfld.byte 0x01 1. " WRITE ,Mapping for write access" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " READ ,Mapping for read access" "Disabled,Enabled"
|
|
line.byte 0x02 "FMMU7_ACT,FMMU Activate 7 Register"
|
|
bitfld.byte 0x02 0. " ACTIVATE ,Enables or disables FMMU7" "Disabled,Enabled"
|
|
rgroup.word 0x800++0x03 "SyncManager 0 Registers"
|
|
line.word 0x00 "SM0_P_START_ADR,SyncManager Physical Start Address 0 Register"
|
|
line.word 0x02 "SM0_LEN,SyncManager Length 0 Register"
|
|
rgroup.byte (0x800+0x04)++0x00
|
|
line.byte 0x00 "SM0_CONTROL,SyncManager Control 0 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
if (((per.l(ad:0xA00D0000+0x800+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x800+0x05)++0x00
|
|
line.byte 0x00 "SM0_STATUS,SyncManager Status 0 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x800+0x05)++0x00
|
|
line.byte 0x00 "SM0_STATUS,SyncManager Status 0 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
rgroup.byte (0x800+0x06)++0x01
|
|
line.byte 0x00 "SM0_ACT,SyncManager Activate 0 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM0_PDI_CONT,SyncManager PDI Control 0 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
rgroup.word 0x808++0x03 "SyncManager 1 Registers"
|
|
line.word 0x00 "SM1_P_START_ADR,SyncManager Physical Start Address 1 Register"
|
|
line.word 0x02 "SM1_LEN,SyncManager Length 1 Register"
|
|
rgroup.byte (0x808+0x04)++0x00
|
|
line.byte 0x00 "SM1_CONTROL,SyncManager Control 1 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
if (((per.l(ad:0xA00D0000+0x808+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x808+0x05)++0x00
|
|
line.byte 0x00 "SM1_STATUS,SyncManager Status 1 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x808+0x05)++0x00
|
|
line.byte 0x00 "SM1_STATUS,SyncManager Status 1 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
rgroup.byte (0x808+0x06)++0x01
|
|
line.byte 0x00 "SM1_ACT,SyncManager Activate 1 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM1_PDI_CONT,SyncManager PDI Control 1 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
rgroup.word 0x810++0x03 "SyncManager 2 Registers"
|
|
line.word 0x00 "SM2_P_START_ADR,SyncManager Physical Start Address 2 Register"
|
|
line.word 0x02 "SM2_LEN,SyncManager Length 2 Register"
|
|
rgroup.byte (0x810+0x04)++0x00
|
|
line.byte 0x00 "SM2_CONTROL,SyncManager Control 2 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
if (((per.l(ad:0xA00D0000+0x810+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x810+0x05)++0x00
|
|
line.byte 0x00 "SM2_STATUS,SyncManager Status 2 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x810+0x05)++0x00
|
|
line.byte 0x00 "SM2_STATUS,SyncManager Status 2 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
rgroup.byte (0x810+0x06)++0x01
|
|
line.byte 0x00 "SM2_ACT,SyncManager Activate 2 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM2_PDI_CONT,SyncManager PDI Control 2 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
rgroup.word 0x818++0x03 "SyncManager 3 Registers"
|
|
line.word 0x00 "SM3_P_START_ADR,SyncManager Physical Start Address 3 Register"
|
|
line.word 0x02 "SM3_LEN,SyncManager Length 3 Register"
|
|
rgroup.byte (0x818+0x04)++0x00
|
|
line.byte 0x00 "SM3_CONTROL,SyncManager Control 3 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
if (((per.l(ad:0xA00D0000+0x818+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x818+0x05)++0x00
|
|
line.byte 0x00 "SM3_STATUS,SyncManager Status 3 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x818+0x05)++0x00
|
|
line.byte 0x00 "SM3_STATUS,SyncManager Status 3 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
rgroup.byte (0x818+0x06)++0x01
|
|
line.byte 0x00 "SM3_ACT,SyncManager Activate 3 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM3_PDI_CONT,SyncManager PDI Control 3 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
rgroup.word 0x820++0x03 "SyncManager 4 Registers"
|
|
line.word 0x00 "SM4_P_START_ADR,SyncManager Physical Start Address 4 Register"
|
|
line.word 0x02 "SM4_LEN,SyncManager Length 4 Register"
|
|
rgroup.byte (0x820+0x04)++0x00
|
|
line.byte 0x00 "SM4_CONTROL,SyncManager Control 4 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
if (((per.l(ad:0xA00D0000+0x820+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x820+0x05)++0x00
|
|
line.byte 0x00 "SM4_STATUS,SyncManager Status 4 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x820+0x05)++0x00
|
|
line.byte 0x00 "SM4_STATUS,SyncManager Status 4 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
rgroup.byte (0x820+0x06)++0x01
|
|
line.byte 0x00 "SM4_ACT,SyncManager Activate 4 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM4_PDI_CONT,SyncManager PDI Control 4 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
rgroup.word 0x828++0x03 "SyncManager 5 Registers"
|
|
line.word 0x00 "SM5_P_START_ADR,SyncManager Physical Start Address 5 Register"
|
|
line.word 0x02 "SM5_LEN,SyncManager Length 5 Register"
|
|
rgroup.byte (0x828+0x04)++0x00
|
|
line.byte 0x00 "SM5_CONTROL,SyncManager Control 5 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
if (((per.l(ad:0xA00D0000+0x828+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x828+0x05)++0x00
|
|
line.byte 0x00 "SM5_STATUS,SyncManager Status 5 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x828+0x05)++0x00
|
|
line.byte 0x00 "SM5_STATUS,SyncManager Status 5 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
rgroup.byte (0x828+0x06)++0x01
|
|
line.byte 0x00 "SM5_ACT,SyncManager Activate 5 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM5_PDI_CONT,SyncManager PDI Control 5 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
rgroup.word 0x830++0x03 "SyncManager 6 Registers"
|
|
line.word 0x00 "SM6_P_START_ADR,SyncManager Physical Start Address 6 Register"
|
|
line.word 0x02 "SM6_LEN,SyncManager Length 6 Register"
|
|
rgroup.byte (0x830+0x04)++0x00
|
|
line.byte 0x00 "SM6_CONTROL,SyncManager Control 6 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
if (((per.l(ad:0xA00D0000+0x830+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x830+0x05)++0x00
|
|
line.byte 0x00 "SM6_STATUS,SyncManager Status 6 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x830+0x05)++0x00
|
|
line.byte 0x00 "SM6_STATUS,SyncManager Status 6 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
rgroup.byte (0x830+0x06)++0x01
|
|
line.byte 0x00 "SM6_ACT,SyncManager Activate 6 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM6_PDI_CONT,SyncManager PDI Control 6 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
rgroup.word 0x838++0x03 "SyncManager 7 Registers"
|
|
line.word 0x00 "SM7_P_START_ADR,SyncManager Physical Start Address 7 Register"
|
|
line.word 0x02 "SM7_LEN,SyncManager Length 7 Register"
|
|
rgroup.byte (0x838+0x04)++0x00
|
|
line.byte 0x00 "SM7_CONTROL,SyncManager Control 7 Register"
|
|
bitfld.byte 0x00 6. " WDTRGEN ,Enables or disables watchdog trigger" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " IRQPDI ,Enables or disables interrupts (PDI interrupts) by the AL event request register" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " IRQECAT ,Enables or disables interrupts (ECAT interrupts) by the EtherCAT event request register" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 2.--3. " DIR ,Transfer direction" "Read,Write,?..."
|
|
bitfld.byte 0x00 0.--1. " OPEMODE ,Operating mode" "Buffer,Mailbox,?..."
|
|
if (((per.l(ad:0xA00D0000+0x838+0x04)&0x03)==0x01))
|
|
rgroup.byte (0x838+0x05)++0x00
|
|
line.byte 0x00 "SM7_STATUS,SyncManager Status 7 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 3. " MAILBOX ,Indicates the mailbox status in mailbox mode" "Empty,Full"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
else
|
|
rgroup.byte (0x838+0x05)++0x00
|
|
line.byte 0x00 "SM7_STATUS,SyncManager Status 7 Register"
|
|
bitfld.byte 0x00 7. " WRBUF ,Indicates that the buffer is being written" "Not written,Written"
|
|
bitfld.byte 0x00 6. " RDBUF ,Indicates that the buffer is being read" "No read,Read"
|
|
bitfld.byte 0x00 4.--5. " BUFFERED ,Indicates the buffer status in buffer mode" "1st buffer,2nd buffer,3rd buffer,No buffer"
|
|
newline
|
|
bitfld.byte 0x00 1. " INTRD ,Indicates read complete interrupt" "Not completed,Completed"
|
|
bitfld.byte 0x00 0. " INTWR ,Indicates write complete interrupt" "Not completed,Completed"
|
|
endif
|
|
rgroup.byte (0x838+0x06)++0x01
|
|
line.byte 0x00 "SM7_ACT,SyncManager Activate 7 Register"
|
|
bitfld.byte 0x00 7. " LATCHPDI ,PDI latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 6. " LATCHECAT ,ECAT latch event" "No latch event,Latch event"
|
|
bitfld.byte 0x00 1. " REPEATREQ ,Repeat request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x00 0. " SMEN ,Enables or disables SyncManager" "Disabled,Enabled"
|
|
line.byte 0x01 "SM7_PDI_CONT,SyncManager PDI Control 7 Register"
|
|
bitfld.byte 0x01 1. " REPEATACK ,Repeat acknowledge" "Not repeated,Repeated"
|
|
bitfld.byte 0x01 0. " DEACTIVE ,Deactivates SyncManager" "Activated,Deactivated"
|
|
rgroup.long 0x900++0x03 "Distributed Clock Registers"
|
|
line.long 0x00 "DC_RCV_TIME_PORT0,Receive Times Port0 Register"
|
|
sif cpuis("R7S910*")
|
|
rgroup.long 0x904++0x03
|
|
line.long 0x00 "DC_RCV_TIME_PORT1,Receive Times Port1 Register"
|
|
else
|
|
rgroup.long 0x904++0x07
|
|
line.long 0x00 "DC_RCV_TIME_PORT1,Receive Times Port1 Register"
|
|
line.long 0x04 "DC_RCV_TIME_PORT2,Receive Times Port2 Register"
|
|
endif
|
|
rgroup.quad 0x910++0x07
|
|
line.quad 0x00 "DC_SYS_TIME,System Time Register"
|
|
rgroup.quad 0x918++0x0F
|
|
line.quad 0x00 "DC_RCV_TIME_UNIT,Receive Time EtherCAT Processing Unit Register"
|
|
line.quad 0x08 "DC_SYS_TIME_OFFSET,System Time Offset Register"
|
|
rgroup.long 0x928++0x07
|
|
line.long 0x00 "DC_SYS_TIME_DELAY,System Time Delay Register"
|
|
line.long 0x04 "DC_SYS_TIME_DIFF,System Time Difference Register"
|
|
bitfld.long 0x04 31. " LOCALCOPY ,Local copy of the system time is greater than or equal to, or is less than, the latest received copy of the system time" "Greater,Less"
|
|
hexmask.long 0x04 0.--30. 1. " DIFF ,Indicates a mean difference between the local copy of the system time and received system time"
|
|
rgroup.word 0x930++0x01
|
|
line.word 0x00 "DC_SPEED_COUNT_START,Speed Counter Start Register"
|
|
hexmask.word 0x00 0.--14. 1. " SPDCNTSTRT ,Bandwidth for adjustment of the local copy of the system time"
|
|
rgroup.word 0x932++0x01
|
|
line.word 0x00 "DC_SPEED_COUNT_DIFF,Speed Counter Diff Register"
|
|
rgroup.byte 0x934++0x01
|
|
line.byte 0x00 "DC_SYS_TIME_DIFF_FIL_DEPTH,System Time Difference Filter Depth Register"
|
|
bitfld.byte 0x00 0.--3. " SYSTIMDEP ,Filter depth for averaging the received system time deviation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
line.byte 0x01 "DC_SPEED_COUNT_FIL_DEPTH,Speed Counter Filter Depth Register"
|
|
bitfld.byte 0x01 0.--3. " CLKPERDEP ,Filter depth for averaging the clock period deviation" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup.byte 0x980++0x01
|
|
line.byte 0x00 "DC_CYC_CONT,Cyclic Unit Control Register"
|
|
bitfld.byte 0x00 5. " LATCH1 ,Control of latch input unit 1" "EtherCAT control,PDI control"
|
|
bitfld.byte 0x00 4. " LATCH0 ,Control of latch input unit 0" "EtherCAT control,PDI control"
|
|
bitfld.byte 0x00 0. " SYNCOUT ,Control of the SYNC output unit" "EtherCAT control,PDI control"
|
|
newline
|
|
line.byte 0x01 "DC_ACT,Activation Register"
|
|
bitfld.byte 0x01 7. " DBGPULSE ,Sync signal debug pulse" "Deactivated,Activated"
|
|
bitfld.byte 0x01 6. " NEARFUTURE ,Range to be considered the near future" "Up to 263 ns,Up to 261 ns"
|
|
bitfld.byte 0x01 5. " STARTTIME ,Selects whether checking the plausibility of the start time and response to implausible start times is to proceed" "Start time reached,Start time outside the range of the near future"
|
|
newline
|
|
bitfld.byte 0x01 4. " EXTSTARTTIME ,Extends start time cyclic operation" "Not extended,Extended"
|
|
bitfld.byte 0x01 3. " AUTOACT ,Activate the Sync output unit automatically" "Deactivated,Activated"
|
|
bitfld.byte 0x01 2. " SYNC1 ,SYNC1 output" "Deactivated,Pulse generated"
|
|
newline
|
|
bitfld.byte 0x01 1. " SYNC0 ,SYNC0 output" "Deactivated,Pulse generated"
|
|
bitfld.byte 0x01 0. " SYNCACT ,Sync output unit activate" "Deactivated,Activated"
|
|
rgroup.word 0x982++0x01
|
|
line.word 0x00 "DC_PULSE_LEN,Pulse Length Of SyncSignals Register"
|
|
rgroup.byte 0x984++0x00
|
|
line.byte 0x00 "DC_ACT_STAT,Activation Status Register"
|
|
bitfld.byte 0x00 2. " STARTTIME ,Plausibility check result of the start time cyclic operation register" "Within the near future,Out of the near future"
|
|
bitfld.byte 0x00 1. " SYNC1ACT ,Activation state of SYNC1" "Not pending,Pending"
|
|
bitfld.byte 0x00 0. " SYNC0ACT ,Activation state of SYNC0" "Not pending,Pending"
|
|
rgroup.byte 0x98E++0x01
|
|
line.byte 0x00 "DC_SYNC0_STAT,SYNC0 Status Register"
|
|
bitfld.byte 0x00 0. " SYNC0STA ,SYNC0 state for acknowledge mode" "0,1"
|
|
line.byte 0x01 "DC_SYNC1_STAT,SYNC1 Status Register"
|
|
bitfld.byte 0x01 0. " SYNC1STA ,SYNC1 state for acknowledge mode" "0,1"
|
|
rgroup.quad 0x990++0x07
|
|
line.quad 0x00 "DC_CYC_START_TIME,Start Time Cyclic Operation/Next SYNC0 Pulse Register"
|
|
rgroup.quad 0x998++0x07
|
|
line.quad 0x00 "DC_NEXT_SYNC1_PULSE,Next SYNC1 Pulse Register"
|
|
rgroup.long 0x9A0++0x07
|
|
line.long 0x00 "DC_SYNC0_CYC_TIME,SYNC0 Cycle Time Register"
|
|
line.long 0x04 "DC_SYNC1_CYC_TIME,SYNC1 Cycle Time Register"
|
|
rgroup.byte 0x9A8++0x01
|
|
line.byte 0x00 "DC_LATCH0_CONT,Latch0 Control Register"
|
|
bitfld.byte 0x00 1. " NEGEDGE ,Function of the falling edge of the latch 0 input signal" "Continuous,Single event"
|
|
bitfld.byte 0x00 0. " POSEDGE ,Function of the rising edge of the latch 0 input signal" "Continuous,Single event"
|
|
line.byte 0x01 "DC_LATCH1_CONT,Latch1 Control Register"
|
|
bitfld.byte 0x01 1. " NEGEDGE ,Function of the falling edge of the latch 1 input signal" "Continuous,Single event"
|
|
bitfld.byte 0x01 0. " POSEDGE ,Function of the rising edge of the latch 1 input signal" "Continuous,Single event"
|
|
rgroup.byte 0x9AE++0x01
|
|
line.byte 0x00 "DC_LATCH0_STAT,Latch0 Status Register"
|
|
bitfld.byte 0x00 2. " PINSTATE ,State of the latch 0 input pin" "0,1"
|
|
bitfld.byte 0x00 1. " EVENTNEG ,Detection of falling edges of the event latch 0 signal" "Not detected,Detected"
|
|
bitfld.byte 0x00 0. " EVENTPOS ,Detection of rising edges of the event latch 0 signal" "Not detected,Detected"
|
|
line.byte 0x01 "DC_LATCH1_STAT,Latch1 Status Register"
|
|
bitfld.byte 0x01 2. " PINSTATE ,State of the latch 1 input pin" "0,1"
|
|
bitfld.byte 0x01 1. " EVENTNEG ,Detection of falling edges of the event latch 1 signal" "Not detected,Detected"
|
|
bitfld.byte 0x01 0. " EVENTPOS ,Detection of rising edges of the event latch 1 signal" "Not detected,Detected"
|
|
rgroup.quad 0x9B0++0x1F
|
|
line.quad 0x00 "DC_LATCH0_TIME_POS,Latch0 Time Positive Edge Register"
|
|
line.quad 0x08 "DC_LATCH0_TIME_NEG,Latch0 Time Negative Edge Register"
|
|
line.quad 0x10 "DC_LATCH1_TIME_POS,Latch1 Time Positive Edge Register"
|
|
line.quad 0x18 "DC_LATCH1_TIME_NEG,Latch1 Time Negative Edge Register"
|
|
rgroup.long 0x9F0++0x03
|
|
line.long 0x00 "DC_ECAT_CNG_EV_TIME,Buffer Change Event Time Register"
|
|
rgroup.long 0x9F8++0x07
|
|
line.long 0x00 "DC_PDI_START_EV_TIME,PDI Buffer Start Event Time Register"
|
|
line.long 0x04 "DC_PDI_CNG_EV_TIME,PDI Buffer Change Event Time Register"
|
|
rgroup.quad 0xE00++0x0F "Other Registers"
|
|
line.quad 0x00 "PRODUCT_ID,PRODUCT ID Register"
|
|
line.quad 0x08 "VENDOR_ID,Vendor ID Register"
|
|
hexmask.quad.long 0x08 0.--31. 1. " VENDORID ,Vendor ID"
|
|
sif cpuis("R7S910*")
|
|
if ((((per.b(ad:0xA00D0000+0x20)&0x01)==0x00))&&(((per.b(ad:0xA00D0000+0x21)&0x01)==0x01)))||((((per.b(ad:0xA00D0000+0x30)&0x01)==0x00))&&(((per.b(ad:0xA00D0000+0x31)&0x01)==0x01)))
|
|
rgroup.long 0xF80++0x03
|
|
line.long 0x00 "USER_RAM,User RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0xF80)--ad:((ad:0xA00D0000)+0xFFF) /Long"
|
|
else
|
|
group.long 0xF80++0x03
|
|
line.long 0x00 "USER_RAM,User RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0xF80)--ad:((ad:0xA00D0000)+0xFFF) /Long"
|
|
endif
|
|
if ((((per.b(ad:0xA00D0000+0x30)&0x01)==0x00))&&(((per.b(ad:0xA00D0000+0x31)&0x01)==0x01)))
|
|
rgroup.long 0x1000++0x03
|
|
line.long 0x00 "DATA_RAM,Process Data RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0x1000)--ad:((ad:0xA00D0000)+0x2FFF) /Long"
|
|
else
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "DATA_RAM,Process Data RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0x1000)--ad:((ad:0xA00D0000)+0x2FFF) /Long"
|
|
endif
|
|
else
|
|
if ((((per.b(ad:0xA00D0000+0x20)&0x01)==0x00))&&(((per.b(ad:0xA00D0000+0x21)&0x01)==0x01)))||((((per.b(ad:0xA00D0000+0x30)&0x01)==0x00))&&(((per.b(ad:0xA00D0000+0x31)&0x01)==0x01)))
|
|
rgroup.long 0xF80++0x03
|
|
line.long 0x00 "USER_RAM,User RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0xF80)--ad:((ad:0xA00D0000)+0xFFF) /Long"
|
|
else
|
|
group.long 0xF80++0x03
|
|
line.long 0x00 "USER_RAM,User RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0xF80)--ad:((ad:0xA00D0000)+0xFFF) /Long"
|
|
endif
|
|
if ((((per.b(ad:0xA00D0000+0x30)&0x01)==0x00))&&(((per.b(ad:0xA00D0000+0x31)&0x01)==0x01)))
|
|
rgroup.long 0x1000++0x03
|
|
line.long 0x00 "DATA_RAM,Process Data RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0x1000)--ad:((ad:0xA00D0000)+0x2FFF) /Long"
|
|
else
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "DATA_RAM,Process Data RAM"
|
|
button "USER_RAM" "d ad:((ad:0xA00D0000)+0x1000)--ad:((ad:0xA00D0000)+0x2FFF) /Long"
|
|
endif
|
|
endif
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
endif
|
|
tree.open "USBh (USB 2.0 HS Host Module)"
|
|
tree "OHCI Operational Registers"
|
|
base ad:0xA0040000
|
|
width 20.
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "HCREVISION,HcRevision Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " REVISION ,Version of the OHCI"
|
|
group.long 0x04++0x07
|
|
line.long 0x00 "HCCONTROL,HcControl Register"
|
|
bitfld.long 0x00 10. " RWE ,Remote wakeup enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 9. " RWC ,Remote wakeup supported" "Not supported,Supported"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 8. " IR ,Interrupt routing" "INTA,?..."
|
|
bitfld.long 0x00 6.--7. " HCFS ,Host controller functional state" "Reset,Resume,Operational,Suspend"
|
|
else
|
|
bitfld.long 0x00 6.--7. " HCFS ,Host controller functional state" "Reset,Resume,Operational,Suspend"
|
|
endif
|
|
newline
|
|
bitfld.long 0x00 5. " BLE ,Bulk list processing enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " CLE ,Control list processing enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " IE ,Isochronous EDs processing enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " PLE ,Periodic list processing enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0.--1. " CBSR ,Sets service ratio between control and bulk EDs" "1:1,2:1,3:1,4:1"
|
|
line.long 0x04 "HCCOMMANDSTATUS,HcCommandStatus Register"
|
|
rbitfld.long 0x04 16.--17. " SOC ,Scheduling overrun count" "0,1,2,3"
|
|
bitfld.long 0x04 3. " OCR ,Ownership change request" "Not requested,Requested"
|
|
bitfld.long 0x04 2. " BLF ,Bulk list field" "TD,No TD"
|
|
bitfld.long 0x04 1. " CLF ,Control list field" "TD,No TD"
|
|
newline
|
|
bitfld.long 0x04 0. " HCR ,Host controller reset request" "Not requested,Requested"
|
|
group.long 0x0C++0x03
|
|
line.long 0x00 "HCINTERRUPTSTATUS,HcInterruptStatus Register"
|
|
eventfld.long 0x00 6. " RHSC ,Root hub status change" "Not occurred,Occurred"
|
|
eventfld.long 0x00 5. " FNO ,Frame number overflow" "Not occurred,Occurred"
|
|
newline
|
|
eventfld.long 0x00 4. " UE ,Unrecoverable error" "Not occurred,Occurred"
|
|
eventfld.long 0x00 3. " RD ,Resume detected" "Not occurred,Occurred"
|
|
eventfld.long 0x00 2. " SF ,Start of frame" "Not occurred,Occurred"
|
|
newline
|
|
eventfld.long 0x00 1. " WDH ,Write back done head" "Not occurred,Occurred"
|
|
eventfld.long 0x00 0. " SO ,Scheduling overrun" "Not occurred,Occurred"
|
|
if (((per.l(ad:0xA0040000+0x10))&0x80000000)==0x80000000)
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "HCINTERRUPTENABLE,HcInterruptEnable Register"
|
|
bitfld.long 0x00 31. " MIE ,Master interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " RHSCE ,Root hub status change interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " FNOE ,Frame number overflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. " UEE ,Unrecoverable error interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " RDE ,Resume detected interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " SFE ,Start of frame interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " WDHE ,Write back done head interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " SOE ,Scheduling overrun interrupt enable" "Disabled,Enabled"
|
|
else
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "HCINTERRUPTENABLE,HcInterruptEnable Register"
|
|
bitfld.long 0x00 31. " MIE ,Master interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
if (((per.l(ad:0xA0040000+0x14))&0x80000000)==0x80000000)
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "HCINTERRUPTDISABLE,HcInterruptDisable Register"
|
|
bitfld.long 0x00 31. " MID ,Master interrupt disable" "No,Yes"
|
|
bitfld.long 0x00 6. " RHSCD ,Root hub status change disable" "No,Yes"
|
|
bitfld.long 0x00 5. " FNOD ,Frame number overflow disable" "No,Yes"
|
|
newline
|
|
bitfld.long 0x00 4. " UED ,Unrecoverable error disable" "No,Yes"
|
|
bitfld.long 0x00 3. " RDD ,Resume detected disable" "No,Yes"
|
|
bitfld.long 0x00 2. " SFD , Start of frame disable" "No,Yes"
|
|
newline
|
|
bitfld.long 0x00 1. " WDHD ,Writeback done head disable" "No,Yes"
|
|
bitfld.long 0x00 0. " SOD , Scheduling overrun disable" "No,Yes"
|
|
else
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "HCINTERRUPTDISABLE,HcInterruptDisable Register"
|
|
bitfld.long 0x00 31. " MID ,Master interrupt disable" "No,Yes"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "HCHCCA,HcHCCA Register"
|
|
hexmask.long.tbyte 0x00 8.--31. 0x01 " HCHCCA ,Base address of host controller communication area"
|
|
else
|
|
rgroup.long 0x18++0x03
|
|
line.long 0x00 "HCHCCA,HcHCCA Register"
|
|
hexmask.long.tbyte 0x00 8.--31. 0x01 " HCHCCA ,Base address of host controller communication area"
|
|
endif
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "HCPERIODCURRENTED,HcPeriodicCurrentED Register"
|
|
hexmask.long 0x00 4.--31. 0x10 " PERIODICCURRENTED ,Period current ED"
|
|
group.long 0x20++0x0F
|
|
line.long 0x00 "HCCONTROLHEADED,HcControlHeadED Register"
|
|
hexmask.long 0x00 4.--31. 0x10 " CONTROLHEADED ,Physical address of the first ED in the control list"
|
|
line.long 0x04 "HCCONTROLCURRENTED,HcControlCurrentED Register"
|
|
hexmask.long 0x04 4.--31. 0x10 " CONTROLCURRENTED ,Physical address of the current ED in the control list"
|
|
line.long 0x08 "HCBULKHEADED,HcBulkHeadED Register"
|
|
hexmask.long 0x08 4.--31. 0x10 " BULKHEADED ,Physical address of the first ED in the bulk list"
|
|
line.long 0x0C "HCBULKCURRENTED,HcBulkCurrentED Register"
|
|
hexmask.long 0x0C 4.--31. 0x10 " BULKCURRENTED ,Physical address of the current ED in the bulk list"
|
|
rgroup.long 0x30++0x03
|
|
line.long 0x00 "HCDONEHEAD,HcDoneHead Register"
|
|
hexmask.long 0x00 4.--31. 0x10 " DONEHEAD ,Physical address of HcDoneHead in the host controller"
|
|
group.long 0x34++0x03
|
|
line.long 0x00 "HCFMINTERVAL,Hc Frame Interval Register"
|
|
bitfld.long 0x00 31. " FIT ,Frame interval toggle" "0,1"
|
|
hexmask.long.word 0x00 16.--30. 1. " FSMPS ,FS largest data packet"
|
|
hexmask.long.word 0x00 0.--13. 1. " FI ,Frame interval"
|
|
rgroup.long 0x38++0x07
|
|
line.long 0x00 "HCFMREMAINING,Hc Frame Remaining Register"
|
|
bitfld.long 0x00 31. " FRT ,Frame remaining toggle" "0,1"
|
|
hexmask.long.word 0x00 0.--13. 1. " FR ,Frame remaining"
|
|
line.long 0x04 "HCFMNUMBER,Hc Frame Number Register"
|
|
hexmask.long.word 0x04 0.--15. 1. " FRAMENUMBER ,Frame number"
|
|
group.long 0x40++0x0B
|
|
line.long 0x00 "HCPERIODICSTART,HcPeriodicStart Register"
|
|
hexmask.long.word 0x00 0.--13. 1. " PERIODICSTART ,Periodic start"
|
|
line.long 0x04 "HCLSTHRESHOLD,HcLSThreshold Register"
|
|
hexmask.long.word 0x04 0.--11. 1. " HCLSTHRESHOLD ,LS threshold"
|
|
line.long 0x08 "HCRHDESCRIPTORA,HcRhDescriptorA Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " POTPGT ,Power On To Power Good Time"
|
|
bitfld.long 0x08 12. " NOCP ,No over current protection" "Supported,Not supported"
|
|
bitfld.long 0x08 11. " OCPM ,Over-current protection mode" "Global,Per-port"
|
|
rbitfld.long 0x08 10. " DT ,Device type" "0,?..."
|
|
newline
|
|
bitfld.long 0x08 9. " NPS ,No Power Switching" "Disabled,Enabled"
|
|
bitfld.long 0x08 8. " PSM ,Power switching mode" "Global,Per-port"
|
|
hexmask.long.byte 0x08 0.--7. 1. " NDP ,Number downstream port"
|
|
if ((per.l(ad:0xA0040000+0x48)&0x100)==0x00)
|
|
group.long 0x4C++0x03
|
|
line.long 0x0 "HCRHDESCRIPTORB,HcRhDescriptorB Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 2. " DR2 ,Device removable 2" "Not removable,Removable"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 1. " DR1 ,Device removable 1" "Not removable,Removable"
|
|
else
|
|
group.long 0x4C++0x03
|
|
line.long 0x0 "HCRHDESCRIPTORB,HcRhDescriptorB Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 18. " PPCM2 ,Port 1 Power control mask" "Not masked,Masked"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 17. " PPCM1 ,Port 1 power control mask" "Not masked,Masked"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 2. " DR2 ,Device removable 2" "Not removable,Removable"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 1. " DR1 ,Device removable 1" "Not removable,Removable"
|
|
endif
|
|
group.long 0x50++0x07
|
|
line.long 0x00 "HCRHSTATUS,HcRhStatus Register"
|
|
bitfld.long 0x00 31. " CRWE ,Clear remote wakeup enable" "No effect,Clear"
|
|
eventfld.long 0x00 17. " OCIC ,Overcurrent indicator change" "Not changed,Changed"
|
|
bitfld.long 0x00 16. " R_LPSC__W_SGP ,Local power status change/set global power" "0,1"
|
|
bitfld.long 0x00 15. " R_DRWE__W_SRWE ,Device remote wakeup enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " OCI ,Over current indicator" "Normal,Overcurrent"
|
|
bitfld.long 0x00 0. " R_LPS__W_CGP ,Local power status / clear global power" "0,1"
|
|
line.long 0x04 "HCRHPORTSTATUS1,HcRhPortStatus1 Register"
|
|
eventfld.long 0x04 20. " PRSC ,Port reset status change" "Not completed,Completed"
|
|
eventfld.long 0x04 19. " OCIC ,Port overcurrent indicator change" "Not changed,Changed"
|
|
eventfld.long 0x04 18. " PSSC ,Port suspend status change" "Not completed,Completed"
|
|
eventfld.long 0x04 17. " PESC ,Port enable status change" "Not changed,Changed"
|
|
newline
|
|
eventfld.long 0x04 16. " CSC ,Connect status change" "Not changed,Changed"
|
|
rbitfld.long 0x04 9. " R_LSDA__W_CPP ,Indicates speed of device attached to this port" "FS,LS"
|
|
setclrfld.long 0x04 8. 0x04 8. 0x04 9. " R_PPS__W_SPP ,Port power status" "Off,On"
|
|
bitfld.long 0x04 4. " R_PRS__W_SPR ,Indicates the port reset status" "Not active,Active"
|
|
newline
|
|
bitfld.long 0x04 3. " R_POCI__W_CSS ,Port over current indicator" "Normal,Overcurrent"
|
|
bitfld.long 0x04 2. " R_PSS__W_SPS ,Port suspend status" "Not suspended,Suspended"
|
|
setclrfld.long 0x04 1. 0x04 1. 0x04 0. " R_PES__W_SPE ,Port enable status" "Disabled,Enabled"
|
|
rbitfld.long 0x04 0. " R_CCS__W_CPE ,Current state of downstream port" "Not connected,Connected"
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "HCRHPORTSTATUS2,HcRhPortStatus2 Register"
|
|
eventfld.long 0x00 20. " PRSC ,Port reset status change" "Not completed,Completed"
|
|
eventfld.long 0x00 19. " OCIC ,Port overcurrent indicator change" "Not changed,Changed"
|
|
eventfld.long 0x00 18. " PSSC ,Port suspend status change" "Not completed,Completed"
|
|
eventfld.long 0x00 17. " PESC ,Port enable status change" "Not changed,Changed"
|
|
newline
|
|
eventfld.long 0x00 16. " CSC ,Connect status change" "Not changed,Changed"
|
|
rbitfld.long 0x00 9. " R_LSDA__W_CPP ,Indicates speed of device attached to this port" "FS,LS"
|
|
setclrfld.long 0x00 8. 0x00 8. 0x00 9. " R_PPS__W_SPP ,Port power status" "Off,On"
|
|
bitfld.long 0x00 4. " R_PRS__W_SPR ,Indicates the port reset status" "Not active,Active"
|
|
newline
|
|
bitfld.long 0x00 3. " R_POCI__W_CSS ,Port over current indicator" "Normal,Overcurrent"
|
|
bitfld.long 0x00 2. " R_PSS__W_SPS ,Port suspend status" "Not suspended,Suspended"
|
|
setclrfld.long 0x00 1. 0x00 1. 0x00 0. " R_PES__W_SPE ,Port enable status" "Disabled,Enabled"
|
|
rbitfld.long 0x00 0. " R_CCS__W_CPE ,Current state of downstream port" "Not connected,Connected"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "EHCI Operational Registers"
|
|
base ad:0xA0041000
|
|
width 20.
|
|
rgroup.long 0x00++0x0F
|
|
line.long 0x00 "CAPL_VERSION,HCIVERSION/CAPLENGTH Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " INTERFACE_VERSION_NUMBER ,EHCI Specification implemented in this host controller"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CAPABILITY_REGISTERS_LENGTH ,Start address of the host controller operational register"
|
|
line.long 0x04 "HCSPARAMS,HCSPARAMS Register"
|
|
bitfld.long 0x04 20.--23. " DEBUG_PORT_NUMBER ,Debug port number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x04 16. " P_INDICATOR ,Port Indicators control supports" "Not supported,Supported"
|
|
newline
|
|
bitfld.long 0x04 12.--15. " N_CC , Number of OHCI host controllers related to the EHCI host controller" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x04 8.--11. " N_PCC ,Number of ports supported by one OHCI host controller" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x04 7. " PORT_ROUTING_RULES ,Port routing Rules" "0,1"
|
|
bitfld.long 0x04 4. " PPC ,Port Power Control" "Not supported,Supported"
|
|
newline
|
|
bitfld.long 0x04 0.--3. " N_PORTS ,Indicates the number of downstream ports" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
line.long 0x08 "HCCPARAMS,HCCPARAMS Register"
|
|
hexmask.long.byte 0x08 8.--15. 0x01 " EECP ,Offset address of the EHCI extend registers"
|
|
bitfld.long 0x08 4.--7 " IST ,Isochronous scheduling threshold" "Not supported,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x08 2. " ASPC , Park mode for high speed QH/Queue Head support" "Not supported,Supported"
|
|
bitfld.long 0x08 1. " PFLF ,Frame list size enable" ",Enabled"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x08 0. " AC64 ,Address memory pointers support" "32-bit,64-bit"
|
|
else
|
|
bitfld.long 0x08 0. " AC64 ,Address memory pointers support" "32-bit,?..."
|
|
endif
|
|
line.long 0x0C "HCSP_PORTROUTE,HCSP_PORTROUTE Register"
|
|
if ((((per.l(ad:0xA0041000+0x20))&0x00000800)==0x00000800)&&(((per.l(ad:0xA0041000+0x24))&0x00001000)==0x00001000))
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "USBCMD,USBCMD Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. " INTERRUPT_THRESHOLD_CONTROL ,Maximum rate until the host controller generates an interrupt in micro-frame unit"
|
|
bitfld.long 0x00 11. " ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLE ,Park Mode enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--9. " ASYNCHRONOUS_SCHEDULE_PARK_MODE_COUNT ,Number of transactions that can be executed successively from one QH" "0,?..."
|
|
bitfld.long 0x00 7. " LIGHT_HOST_CONTROLLER_RESET ,Status light host controller reset" "Not supported,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " INTERRUPT_ON_ASYNC_ADVANCE_DOORBELL ,This bit is used by software as a doorbell" "0,1"
|
|
bitfld.long 0x00 5. " ASYNCHRONOUS_SCHEDULE_ENABLE ,Continue asynchronous list processing" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. " PERIODIC_SCHEDULE_ENABLE ,Continue periodic list processing" "Disabled,Enabled"
|
|
bitfld.long 0x00 2.--3. " FRAME_LIST_SIZE ,Frame list size" "1024 elements,512 elements,256 elements,?..."
|
|
newline
|
|
bitfld.long 0x00 1. " HCRESET ,Host Controller Reset" "No reset,Reset"
|
|
bitfld.long 0x00 0. " RS ,Run/Stop EHCI host controller" "Stop,Ran"
|
|
elif ((((per.l(ad:0xA0041000+0x20))&0x00000800)==0x00000000)&&(((per.l(ad:0xA0041000+0x24))&0x00001000)==0x00001000))
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "USBCMD,USBCMD Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. " INTERRUPT_THRESHOLD_CONTROL ,Maximum rate until the host controller generates an interrupt in micro-frame unit"
|
|
bitfld.long 0x00 11. " ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLE ,Park mode enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " LIGHT_HOST_CONTROLLER_RESET ,Status light host controller reset" "Not supported,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " INTERRUPT_ON_ASYNC_ADVANCE_DOORBELL ,This bit is used by software as a doorbell" "0,1"
|
|
bitfld.long 0x00 5. " ASYNCHRONOUS_SCHEDULE_ENABLE ,Continue asynchronous list processing" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. " PERIODIC_SCHEDULE_ENABLE ,Continue periodic list processing" "Disabled,Enabled"
|
|
bitfld.long 0x00 2.--3. " FRAME_LIST_SIZE ,Frame list size" "1024 elements,512 elements,256 elements,?..."
|
|
newline
|
|
bitfld.long 0x00 1. " HCRESET ,Host Controller Reset" "No reset,Reset"
|
|
bitfld.long 0x00 0. " RS ,Run/Stop EHCI host controller" "Stop,Ran"
|
|
elif ((((per.l(ad:0xA0041000+0x20))&0x00000800)==0x00000800)&&(((per.l(ad:0xA0041000+0x24))&0x00001000)==0x00000000))
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "USBCMD,USBCMD Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. " INTERRUPT_THRESHOLD_CONTROL ,Maximum rate until the host controller generates an interrupt in micro-frame unit"
|
|
bitfld.long 0x00 11. " ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLE ,Park mode enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 8.--9. " ASYNCHRONOUS_SCHEDULE_PARK_MODE_COUNT ,Number of transactions that can be executed successively from one QH" "0,?..."
|
|
bitfld.long 0x00 7. " LIGHT_HOST_CONTROLLER_RESET ,Status light host controller reset" "Not supported,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " INTERRUPT_ON_ASYNC_ADVANCE_DOORBELL ,This bit is used by software as a doorbell" "0,1"
|
|
bitfld.long 0x00 5. " ASYNCHRONOUS_SCHEDULE_ENABLE ,Continue asynchronous list processing" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. " PERIODIC_SCHEDULE_ENABLE ,Continue periodic list processing" "Disabled,Enabled"
|
|
bitfld.long 0x00 2.--3. " FRAME_LIST_SIZE ,Frame list size" "1024 elements,512 elements,256 elements,?..."
|
|
else
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "USBCMD,USBCMD Register"
|
|
hexmask.long.byte 0x00 16.--23. 1. " INTERRUPT_THRESHOLD_CONTROL ,Maximum rate until the host controller generates an interrupt in micro-frame unit"
|
|
bitfld.long 0x00 11. " ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLE ,Park mode enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " LIGHT_HOST_CONTROLLER_RESET ,Status light host controller reset" "Not supported,?..."
|
|
newline
|
|
bitfld.long 0x00 6. " INTERRUPT_ON_ASYNC_ADVANCE_DOORBELL ,This bit is used by software as a doorbell" "0,1"
|
|
bitfld.long 0x00 5. " ASYNCHRONOUS_SCHEDULE_ENABLE ,Continue asynchronous list processing" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. " PERIODIC_SCHEDULE_ENABLE ,Continue periodic list processing" "Disabled,Enabled"
|
|
bitfld.long 0x00 2.--3. " FRAME_LIST_SIZE ,Frame list size" "1024 elements,512 elements,256 elements,?..."
|
|
endif
|
|
group.long 0x24++0x0B
|
|
line.long 0x00 "USBSTS,USBSTS Register"
|
|
rbitfld.long 0x00 15. " ASYNCHRONOUS_SCHEDULE_STATUS ,Asynchronous scheduling status" "Invalid,Valid"
|
|
rbitfld.long 0x00 14. " PERIODIC_SCHEDULE_STATUS ,Periodic scheduling status" "Invalid,Valid"
|
|
newline
|
|
rbitfld.long 0x00 13. " RECLAMATION ,Empty asynchronous schedule detect" "Not detected,Detected"
|
|
rbitfld.long 0x00 12. " HCHALTED ,EHCI host controller state" "Running,Halt"
|
|
newline
|
|
bitfld.long 0x00 5. " INTERRUPT_ON_ASYNC_ADVANCE ,Async Advance interrupt status" "Not occurred,Occurred"
|
|
eventfld.long 0x00 4. " HOST_SYSTEM_ERROR ,Serious error on the host controller" "Not occurred,Occurred"
|
|
newline
|
|
eventfld.long 0x00 3. " FRAME_LIST_ROLLOVER ,The frame list count rolled over" "Not rolled,Rolled"
|
|
eventfld.long 0x00 2. " PORT_CHANGE_DETECT ,Indicates the change in the port status" "Not changed,Changed"
|
|
newline
|
|
eventfld.long 0x00 1. " USBERRINT ,USB error interrupt" "Not occurred,Occurred"
|
|
eventfld.long 0x00 0. " USBINT ,USB transfer normal completion" "Not completed,Completed"
|
|
line.long 0x04 "USBINTR,USBINTR Register"
|
|
bitfld.long 0x04 5. " INTERRUPT_ON_ASYNC_ADVANCE_ENABLE ,Async Advance error enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " HOST_SYSTEM_ERROR_ENABLE ,Host system error enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 3. " FRAME_LIST_ROLLOVER_ENABLE ,Frame list rollover enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " PORT_CHANGE_INTERRUPT_ENABLE ,Port change interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 1. " USB_ERROR_INTERRUPT_ENABLE ,USB error interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " USB_INTERRUPT_ENABLE ,USB interrupt enable" "Disabled,Enabled"
|
|
line.long 0x08 "FRINDEX,Frame Index Register"
|
|
hexmask.long.word 0x08 0.--13. 1. " FRAMEINDEX ,Used by host controller to index into periodic frame list"
|
|
hgroup.long 0x30++0x03
|
|
hide.long 0x00 "CTRLDSSEGMENT,CTRLDSSEGMENT Register"
|
|
group.long 0x34++0x07
|
|
line.long 0x00 "PERIODICLISTBASE,PERIODICLISTBASE Register"
|
|
hexmask.long.tbyte 0x00 12.--31. 0x10 " BASEADDRESS ,Specifies base address of periodic Frame list in system memory"
|
|
line.long 0x04 "ASYNCLISTADDR,ASYNCLISTADDR Register"
|
|
hexmask.long 0x04 5.--31. 0x20 " LPL ,Specifies address of next asynchronous queue head to be executed"
|
|
group.long 0x60++0x07
|
|
line.long 0x00 "CONFIGFLAG,CONFIGFLAG Register"
|
|
bitfld.long 0x00 0. " CF ,Default port-routing control logic" "OHCI,EHCI"
|
|
line.long 0x04 "PORTSC1,PORTSC1 Register"
|
|
bitfld.long 0x04 22. " WKOC_E ,Wake on over-current enable" "No effect,Enable"
|
|
bitfld.long 0x04 21. " WKDSCNNT_E ,Wake on disconnect enable" "No effect,Enable"
|
|
newline
|
|
bitfld.long 0x04 20. " WKCNNT_E ,Wake on connect enable" "No effect,Enable"
|
|
bitfld.long 0x04 16.--19. " PORT_TEST_CONTROL ,Port test control" "Normal,J_STATE,K_STATE,SE0_NAK,Packet,FORCE_ENABLE,?..."
|
|
newline
|
|
rbitfld.long 0x04 14.--15. " PORT_INDICATOR_CONTROL ,Port indicator control" "0,?..."
|
|
bitfld.long 0x04 13. " PORT_OWNER ,Port owner" "EHCI,OHCI"
|
|
newline
|
|
bitfld.long 0x04 12. " PP ,Port power" "Off,On"
|
|
bitfld.long 0x04 10.--11. " LINE_STATUS ,Line status" "SE0,K-state,J-state,Undefined"
|
|
newline
|
|
bitfld.long 0x04 8. " PORT_RESET ,Reset status of the port" "No reset,Reset"
|
|
bitfld.long 0x04 7. " SUSPEND ,Port transition to suspend state" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x04 6. " FORCE_PORT_RESUME ,Force port resume" "Not resumed,Resumed"
|
|
eventfld.long 0x04 5. " OVER_CURRENT_CHANGE ,Over-current change" "Not changed,Changed"
|
|
newline
|
|
rbitfld.long 0x04 4. " OVER_CURRENT_ACTIVE ,Port over-current status" "No over-current,Over-current"
|
|
eventfld.long 0x04 3. " PORT_ENABLE_DISABLE_CHANGE ,Port enable/disable status change" "No effect,Yes"
|
|
newline
|
|
bitfld.long 0x04 2. " PORT_ENABLED_DISABLED ,Port enable" "Disabled,Enabled"
|
|
newline
|
|
eventfld.long 0x04 1. " CONNECT_STATUS_CHANGE ,Current Connect status change" "Not changed,Changed"
|
|
rbitfld.long 0x04 0. " CURRENT_CONNECT_STATUS ,Current connect status" "Not connected,Connected"
|
|
sif !cpuis("R8A77420")&&!cpuis("R8A77430")&&!cpuis("R8A77450")&&!cpuis("R7S91*")
|
|
group.long 0x68++0x03
|
|
line.long 0x00 "PORTSC2,PORTSC2 Register"
|
|
bitfld.long 0x00 22. " WKOC_E ,Wake on Over-current enable" "No effect,Enable"
|
|
bitfld.long 0x00 21. " WKDSCNNT_E ,Wake on Disconnect enable" "No effect,Enable"
|
|
newline
|
|
bitfld.long 0x00 20. " WKCNNT_E ,Wake on connect enable" "No effect,Enable"
|
|
bitfld.long 0x00 16.--19. " PORT_TEST_CONTROL ,Port Test control" "Normal,J_STATE,K_STATE,SE0_NAK,Packet,FORCE_ENABLE,?..."
|
|
newline
|
|
rbitfld.long 0x00 14.--15. " PORT_INDICATOR_CONTROL ,Port indicator control" "0,?..."
|
|
bitfld.long 0x00 13. " PORT_OWNER ,Port Owner" "EHCI,OHCI"
|
|
newline
|
|
bitfld.long 0x00 12. " PP ,Port Power" "Off,On"
|
|
bitfld.long 0x00 10.--11. " LINE_STATUS ,Line status" "SE0,K-state,J-state,Undefined"
|
|
newline
|
|
bitfld.long 0x00 8. " PORT_RESET ,Reset status of the port" "No reset,Reset"
|
|
bitfld.long 0x00 7. " SUSPEND ,Port transition to suspend state" "Not suspended,Suspended"
|
|
newline
|
|
bitfld.long 0x00 6. " FORCE_PORT_RESUME ,Force port resume" "Not resumed,Resumed"
|
|
eventfld.long 0x00 5. " OVER_CURRENT_CHANGE ,Over-current change" "Not changed,Changed"
|
|
newline
|
|
rbitfld.long 0x00 4. " OVER_CURRENT_ACTIVE ,Port over-current status" "No over-current,Over-current"
|
|
eventfld.long 0x00 3. " PORT_ENABLE_DISABLE_CHANGE ,Port Enable/Disable status change" "Not changed,Changed"
|
|
newline
|
|
bitfld.long 0x00 2. " PORT_ENABLED_DISABLED ,Port enable" "Disabled,Enabled"
|
|
eventfld.long 0x00 1. " CONNECT_STATUS_CHANGE ,Current Connect status change" "Not changed,Changed"
|
|
newline
|
|
rbitfld.long 0x00 0. " CURRENT_CONNECT_STATUS ,Current Connect Status" "Not connected,Connected"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "PCI Configuration Registers For OHCI"
|
|
base ad:0xA0050000
|
|
width 19.
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VID_DID,Device ID - Vendor ID"
|
|
hexmask.long.word 0x00 16.--31. 1. " DEVICE_ID ,Indicates the device type"
|
|
hexmask.long.word 0x00 0.--15. 1. " VENDOR_ID ,Indicates the device vendor"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CMND_STS,Status-Command"
|
|
bitfld.long 0x00 31. " DETECTED_PARITY_ERROR ,Parity error status" "Not occurred,Occurred"
|
|
bitfld.long 0x00 30. " SIGNALED_SYSTEM_ERROR ,SERR status" "Not occurred,Occurred"
|
|
bitfld.long 0x00 29. " RECEIVED_MASTER_ABORT ,Master-Master Abort status" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 28. " RECEIVED_TARGET_ABORT ,Master-Target Abort status" "Not occurred,Occurred"
|
|
bitfld.long 0x00 27. " SIGNALED_TARGET_ABORT ,Slave Target Abort status" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 25.--26. " DEVSEL_TIMING ,DEVSEL response speed" ",mid-speed,?..."
|
|
newline
|
|
bitfld.long 0x00 24. " DATA_PARITY_ERROR_DETECTED ,Host controller serving as a master detects a parity error" "Not occurred,Occurred"
|
|
sif cpuis("R7S91*")
|
|
rbitfld.long 0x00 23. " FBBE_CAP ,Fast back to back support" "Not supported,Supported"
|
|
newline
|
|
rbitfld.long 0x00 20. " CAP_LIST ,Power management mode support" "Not supported,Supported"
|
|
newline
|
|
rbitfld.long 0x00 9. " FBBE ,Fast back to back enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " SERR_ENABLE ,Enable system error response" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " WCC ,Wait cycle control enable" "Disabled,Enabled"
|
|
else
|
|
rbitfld.long 0x00 20. " CAPABILITIES_LIST ,Power management mode is supported" ",1"
|
|
bitfld.long 0x00 8. " SERR_ENABLE ,Enable system error response" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.long 0x00 6. " PARITY_ERROR_RESPONSE ,Enable parity error response" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " MEM_WR_AND_INVALIDATE_EN ,Enable Memory Write and Invalidate" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " BUS_MASTER ,Enable the bus master" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " MEMORY_SPACE ,Enable accessing to the memory spaces" "Disabled,Enabled"
|
|
rbitfld.long 0x00 0. " I_O_SPACE ,Enable accessing to the I/O spaces" "Disabled,?..."
|
|
rgroup.long 0x08++0x03
|
|
line.long 0x00 "REVID_CC,Class Code-Revision ID"
|
|
hexmask.long.byte 0x00 24.--31. 1. " BASE_CLASS ,Base class defined in the PCI specification"
|
|
hexmask.long.byte 0x00 16.--23. 1. " SUB_CLASS ,Subclass defined in the PCI specification"
|
|
hexmask.long.byte 0x00 8.--15. 1. " PROGRAMMING_I_F ,Program interface defined in the PCI specification"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " REVISION_ID ,Host controller revision"
|
|
group.long 0x0C++0x07
|
|
line.long 0x00 "CLS_LT_HT_BIST,BIST-Header Type-Latency Timer-Cache Line Size"
|
|
hexmask.long.byte 0x00 16.--23. 1. " HEADER_TYPE ,Header type to the system"
|
|
hexmask.long.byte 0x00 8.--15. 1. " LATENCY_TIMER ,Latency timer to the system"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CACHE_LINE_SIZE ,Cache line size to the system"
|
|
line.long 0x04 "BASEAD,OHCI Base Address"
|
|
hexmask.long 0x04 4.--31. 0x10 " OHCI_BASE_ADDRESS ,Base address of the operational register"
|
|
rbitfld.long 0x04 1.--2. " TYPE ,Indicates that the base address of the OHCI operational registers is 32-bit width" "0,?..."
|
|
rbitfld.long 0x04 0. " MEMORY_SPACE_INDICATOR ,Indicates that the OHCI operational registers are mapped on a system memory space" "0,?..."
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "SSVID_SSID,Subsystem ID-Subsystem Vendor ID"
|
|
hexmask.long.word 0x00 16.--31. 1. " SUBSYSTEM_ID ,Indicates the device type"
|
|
hexmask.long.word 0x00 0.--15. 1. " SUBSYSTEM_VENDOR_ID ,Indicates the device vendor"
|
|
sif cpuis("R7S91*")
|
|
rgroup.long 0x30++0x07
|
|
line.long 0x00 "EROM_BASEAD,Expansion ROM Base Address"
|
|
hexmask.long.tbyte 0x00 10.--31. 0x04 " EPO_ROM_BASE_ADDR ,Expansion ROM base address"
|
|
bitfld.long 0x00 0. " ROM_DECEN ,Expansion ROM decode enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x30++0x03
|
|
hide.long 0x00 "EROM_BASEAD,Expansion ROM Base Address"
|
|
endif
|
|
rgroup.long 0x34++0x03
|
|
line.long 0x00 "CAPPTR,Capability Pointer"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " CAPABILITY_POINTER ,Pointer to the capability identifier"
|
|
group.long 0x3C++0x3
|
|
line.long 0x00 "INTR_LINE_PIN,Max_Lat-Min_Gnt-Interrupt Pin-Interrupt Line"
|
|
hexmask.long.byte 0x00 24.--31. 1. " MAX_LATENCY ,Maximum acquisition frequency of the PCI bus"
|
|
hexmask.long.byte 0x00 16.--23. 1. " MIN_GNT ,Minimum burst transfer time"
|
|
hexmask.long.byte 0x00 8.--15. 1. " INTERRUPT_PIN ,Interrupt output pin"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " INTERRUPT_LINE ,Interrupt line"
|
|
rgroup.long 0x40++0x03
|
|
line.long 0x00 "CAPID_NIP_PMCAP,Capability Identifier-Next Item Pointer-Power Management Capabilities"
|
|
bitfld.long 0x00 31. " PME_SUPPORT_1 ,D3 Cold state is supported" "Not supported,?..."
|
|
bitfld.long 0x00 27.--30. " PME_SUPPORT_0 ,PME interrupt generation supported in all PCI power states" ",,,,,,,,,,,,,,,Supported"
|
|
bitfld.long 0x00 26. " D2_SUPPORT ,PCI power state D2 is supported" ",Supported"
|
|
newline
|
|
bitfld.long 0x00 25. " D1_SUPPORT ,PCI power state D1 is supported" ",Supported"
|
|
bitfld.long 0x00 22.--24. " AUX_CURRENT ,Specified current value required for the 3.3 V auxiliary power supply" "0,?..."
|
|
bitfld.long 0x00 21. " DSI ,Power management-special initialization required" "Not required,?..."
|
|
newline
|
|
bitfld.long 0x00 19. " PME_CLK ,PME interrupts generating-USB_PCICLK required" "Not required,?..."
|
|
bitfld.long 0x00 16.--18. " VERSION ,System is compliant with PCI power management interface specification release 1.1" ",,2,?..."
|
|
hexmask.long.byte 0x00 8.--15. 1. " NEXT_ITEM_POINTER ,No subsequent item"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " CAPABILITY_IDENTIFIER ,PCI power management register ID"
|
|
sif cpuis("R7S91*")
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "PMC_STS_PMCSR,Power Management Control/Status and PMCSR Bridge Support Extensions"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DATA ,Data field"
|
|
rbitfld.long 0x00 23. " BPCC ,BPCC enable" "Disabled,Enabled"
|
|
rbitfld.long 0x00 22. " B2_B3 ,Bit for bridge support" "Not supported,Supported"
|
|
newline
|
|
bitfld.long 0x00 15. " PME_STAT ,PME interrupt status" "Not interrupted,Interrupted"
|
|
rbitfld.long 0x00 13.--14. " DATA_SCALE ,Data scale field" "0,1,2,3"
|
|
rbitfld.long 0x00 9.--12. " DATA_SEL ,Data selection field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8. " PME_EN ,PME enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--1. " PWR_STAT ,PCI power status" "D0,D1,D2,D3 hot"
|
|
else
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "PMC_STS_PMCSR,Power Management Control and Status-PMCSR Bridge Support Extensions"
|
|
bitfld.long 0x00 15. " PME_STATUS ,PME interrupt status" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 8. " PME_ENABLE ,Enable of PME" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--1. " POWER_STATE ,PCI power status" "D0,D1,D2,D3 hot"
|
|
endif
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "EXT1,EXT1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " POTPGT ,Setting for PPOTPGT of the OHCI HcRhDescriptorA register"
|
|
bitfld.long 0x00 19.--23. " HYPER_SPEED_TRANSFER_CONTROL_2 ,Hyper speed transfer control 2" ",,2,?..."
|
|
bitfld.long 0x00 13. " HYPER_SPEED_TRANSFER_CONTROL_1 ,HS ASYNC OUT advance Mode" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.long 0x00 12. " PSD ,Periodic schedule disable" "No,Yes"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 7. " ID_WRITE_ENABLE ,Write protection for parameters Subsystem ID/Subsystem Vendor ID/Max Latency/Min Gnt" "Protected,Not protected"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 2. " PPCNT ,Setting for bit PPC of the EHCI HCSPARAMS register/Controls the port power" "Always on,Control switch"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 0.--1. " PORT_NO ,Number of valid USB downstream port" "1,1 and 2,?..."
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
if (((per.l(ad:0xA0050000+0xE4))&0x20000)==0x20000)
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "EXT2,EXT2 Register"
|
|
bitfld.long 0x00 24. " PLL_UNLOCK_ACCESS_MODE ,Set the response mode for register access during USBPLL unlock" "Wait,Return dummy value"
|
|
rbitfld.long 0x00 18. " RAM_CONNECT_CHECK_RESULT ,Result of RAM connection check" "NG,OK"
|
|
rbitfld.long 0x00 17. " RAM_CONNECT_CHECK_END_FLAG ,End of RAM connection check" "Not finished,Finished"
|
|
newline
|
|
bitfld.long 0x00 16. " RUN_RAM_CONNECT_CHECK ,RAM connection check" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " HYPER_SPEED_TRANSFER_CONTROL_3 ,Hyper-speed transfer mode feature used for asynchronous IN/OUT transfer" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EHCI_MASK ,Mask of EHCI host controller" "No,Yes"
|
|
else
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "EXT2,EXT2 Register"
|
|
bitfld.long 0x00 24. " PLL_UNLOCK_ACCESS_MODE ,Set the response mode for register access during USBPLL unlock" "Wait,Return dummy value"
|
|
newline
|
|
rbitfld.long 0x00 17. " RAM_CONNECT_CHECK_END_FLAG ,End of RAM connection check" "Not finished,Finished"
|
|
newline
|
|
bitfld.long 0x00 16. " RUN_RAM_CONNECT_CHECK ,RAM connection check" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " HYPER_SPEED_TRANSFER_CONTROL_3 ,Hyper-speed transfer mode feature used for asynchronous IN/OUT transfer" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EHCI_MASK ,Mask of EHCI host controller" "No,Yes"
|
|
endif
|
|
else
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "EXT2,EXT2 Register"
|
|
rbitfld.long 0x00 17. " RAM_CONNECT_CHECK_END_FLAG ,End of RAM connection check" "Not finished,Finished"
|
|
bitfld.long 0x00 16. " RUN_RAM_CONNECT_CHECK ,RAM connection check" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " HYPER_SPEED_TRANSFER_CONTROL_3 ,Hyper-speed transfer mode feature used for asynchronous IN/OUT transfer" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EHCI_MASK ,Mask of EHCI host controller" "No,Yes"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "UTMICTRL,USBPHY Operation Mode Control Register"
|
|
bitfld.long 0x00 16.--17. " REPSEL ,Interval of periodic terminal resistance adjustment" "0,?..."
|
|
endif
|
|
width 0xB
|
|
tree.end
|
|
tree "PCI Configuration Registers For EHCI"
|
|
base ad:0xA0050100
|
|
width 19.
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VID_DID,Device ID - Vendor ID"
|
|
hexmask.long.word 0x00 16.--31. 1. " DEVICE_ID ,Indicates the device type"
|
|
hexmask.long.word 0x00 0.--15. 1. " VENDOR_ID ,Indicates the device vendor"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CMND_STS,Status-Command"
|
|
bitfld.long 0x00 31. " DETECTED_PARITY_ERROR ,Parity error status" "Not occurred,Occurred"
|
|
bitfld.long 0x00 30. " SIGNALED_SYSTEM_ERROR ,SERR status" "Not occurred,Occurred"
|
|
bitfld.long 0x00 29. " RECEIVED_MASTER_ABORT ,Master-Master Abort status" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 28. " RECEIVED_TARGET_ABORT ,Master-Target Abort status" "Not occurred,Occurred"
|
|
bitfld.long 0x00 27. " SIGNALED_TARGET_ABORT ,Slave Target Abort status" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 25.--26. " DEVSEL_TIMING ,DEVSEL response speed" ",mid-speed,?..."
|
|
newline
|
|
bitfld.long 0x00 24. " DATA_PARITY_ERROR_DETECTED ,Host controller serving as a master detects a parity error" "Not occurred,Occurred"
|
|
sif cpuis("R7S91*")
|
|
rbitfld.long 0x00 23. " FBBE_CAP ,Fast back to back support" "Not supported,Supported"
|
|
newline
|
|
rbitfld.long 0x00 21. " MHZ66_CAPABLE ,Indicates 66 MHz operation capability" "33 MHz only,?..."
|
|
newline
|
|
rbitfld.long 0x00 20. " CAP_LIST ,Power management mode support" "Not supported,Supported"
|
|
newline
|
|
rbitfld.long 0x00 9. " FBBE ,Fast back to back enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " SERR_ENABLE ,Enable system error response" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " WCC ,Wait cycle control enable" "Disabled,Enabled"
|
|
else
|
|
rbitfld.long 0x00 21. " MHZ66_CAPABLE ,Indicates 66 MHz operation capability" "33 MHz only,?..."
|
|
rbitfld.long 0x00 20. " CAPABILITIES_LIST ,Power management mode is supported" ",1"
|
|
newline
|
|
bitfld.long 0x00 8. " SERR_ENABLE ,Enable system error response" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.long 0x00 6. " PARITY_ERROR_RESPONSE ,Enable parity error response" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " MEM_WR_AND_INVALIDATE_EN ,Enable Memory Write and Invalidate" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " BUS_MASTER ,Enable the bus master" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " MEMORY_SPACE ,Enable accessing to the memory spaces" "Disabled,Enabled"
|
|
rbitfld.long 0x00 0. " I_O_SPACE ,Enable accessing to the I/O spaces" "Disabled,?..."
|
|
rgroup.long 0x08++0x03
|
|
line.long 0x00 "REVID_CC,Class Code-Revision ID"
|
|
hexmask.long.byte 0x00 24.--31. 1. " BASE_CLASS ,Base class defined in the PCI specification"
|
|
hexmask.long.byte 0x00 16.--23. 1. " SUB_CLASS ,Subclass defined in the PCI specification"
|
|
hexmask.long.byte 0x00 8.--15. 1. " PROGRAMMING_I_F ,Program interface defined in the PCI specification"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " REVISION_ID ,Host controller revision"
|
|
group.long 0x0C++0x07
|
|
line.long 0x00 "CLS_LT_HT_BIST,BIST-Header Type-Latency Timer-Cache Line Size"
|
|
hexmask.long.byte 0x00 16.--23. 1. " HEADER_TYPE ,Header type to the system"
|
|
hexmask.long.byte 0x00 8.--15. 1. " LATENCY_TIMER ,Latency timer to the system"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CACHE_LINE_SIZE ,Cache line size to the system"
|
|
line.long 0x04 "BASEAD,EHCI Base Address"
|
|
hexmask.long 0x04 4.--31. 0x10 " EHCI_BASE_ADDRESS ,Base address of the operational register"
|
|
rbitfld.long 0x04 1.--2. " TYPE ,Indicates that the base address of the EHCI operational registers is 32-bit width" "0,?..."
|
|
rbitfld.long 0x04 0. " MEMORY_SPACE_INDICATOR ,Indicates that the EHCI operational registers are mapped on a system memory space" "0,?..."
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "SSVID_SSID,Subsystem ID-Subsystem Vendor ID"
|
|
hexmask.long.word 0x00 16.--31. 1. " SUBSYSTEM_ID ,Indicates the device type"
|
|
hexmask.long.word 0x00 0.--15. 1. " SUBSYSTEM_VENDOR_ID ,Indicates the device vendor"
|
|
sif cpuis("R7S91*")
|
|
rgroup.long 0x30++0x07
|
|
line.long 0x00 "EROM_BASEAD,Expansion ROM Base Address"
|
|
hexmask.long.tbyte 0x00 10.--31. 0x04 " EPO_ROM_BASE_ADDR ,Expansion ROM base address"
|
|
bitfld.long 0x00 0. " ROM_DECEN ,Expansion ROM decode enable" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x30++0x03
|
|
hide.long 0x00 "EROM_BASEAD,Expansion ROM Base Address"
|
|
endif
|
|
rgroup.long 0x34++0x03
|
|
line.long 0x00 "CAPPTR,Capability Pointer"
|
|
hexmask.long.byte 0x00 0.--7. 0x01 " CAPABILITY_POINTER ,Pointer to the capability identifier"
|
|
group.long 0x3C++0x3
|
|
line.long 0x00 "INTR_LINE_PIN,Max_Lat-Min_Gnt-Interrupt Pin-Interrupt Line"
|
|
hexmask.long.byte 0x00 24.--31. 1. " MAX_LATENCY ,Maximum acquisition frequency of the PCI bus"
|
|
hexmask.long.byte 0x00 16.--23. 1. " MIN_GNT ,Minimum burst transfer time"
|
|
hexmask.long.byte 0x00 8.--15. 1. " INTERRUPT_PIN ,Interrupt output pin"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " INTERRUPT_LINE ,Interrupt line"
|
|
rgroup.long 0x40++0x03
|
|
line.long 0x00 "CAPID_NIP_PMCAP,Capability Identifier-Next Item Pointer-Power Management Capabilities"
|
|
bitfld.long 0x00 31. " PME_SUPPORT_1 ,D3 Cold state is supported" "Not supported,?..."
|
|
bitfld.long 0x00 27.--30. " PME_SUPPORT_0 ,PME interrupt generation supported in all PCI power states" ",,,,,,,,,,,,,,,Supported"
|
|
bitfld.long 0x00 26. " D2_SUPPORT ,PCI power state D2 is supported" ",Supported"
|
|
newline
|
|
bitfld.long 0x00 25. " D1_SUPPORT ,PCI power state D1 is supported" ",Supported"
|
|
bitfld.long 0x00 22.--24. " AUX_CURRENT ,Specified current value required for the 3.3 V auxiliary power supply" "0,?..."
|
|
bitfld.long 0x00 21. " DSI ,Power management-special initialization required" "Not required,?..."
|
|
newline
|
|
bitfld.long 0x00 19. " PME_CLK ,PME interrupts generating-USB_PCICLK required" "Not required,?..."
|
|
bitfld.long 0x00 16.--18. " VERSION ,System is compliant with PCI power management interface specification release 1.1" ",,2,?..."
|
|
hexmask.long.byte 0x00 8.--15. 1. " NEXT_ITEM_POINTER ,No subsequent item"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " CAPABILITY_IDENTIFIER ,PCI power management register ID"
|
|
sif cpuis("R7S91*")
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "PMC_STS_PMCSR,Power Management Control/Status and PMCSR Bridge Support Extensions"
|
|
hexmask.long.byte 0x00 24.--31. 1. " DATA ,Data field"
|
|
rbitfld.long 0x00 23. " BPCC ,BPCC enable" "Disabled,Enabled"
|
|
rbitfld.long 0x00 22. " B2_B3 ,Bit for bridge support" "Not supported,Supported"
|
|
newline
|
|
bitfld.long 0x00 15. " PME_STAT ,PME interrupt status" "Not interrupted,Interrupted"
|
|
rbitfld.long 0x00 13.--14. " DATA_SCALE ,Data scale field" "0,1,2,3"
|
|
rbitfld.long 0x00 9.--12. " DATA_SEL ,Data selection field" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 8. " PME_EN ,PME enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--1. " PWR_STAT ,PCI power status" "D0,D1,D2,D3 hot"
|
|
else
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "PMC_STS_PMCSR,Power Management Control and Status-PMCSR Bridge Support Extensions"
|
|
bitfld.long 0x00 15. " PME_STATUS ,PME interrupt status" "No interrupt,Interrupt"
|
|
bitfld.long 0x00 8. " PME_ENABLE ,Enable of PME" "Disabled,Enabled"
|
|
bitfld.long 0x00 0.--1. " POWER_STATE ,PCI power status" "D0,D1,D2,D3 hot"
|
|
endif
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "SBRN_FLADJ_PW,SBRN-FLADJ-PORTWAKECAP"
|
|
hexmask.long.word 0x00 16.--31. 1. " PORTWAKECAP ,Mask which ports wakeup event used"
|
|
hexmask.long.byte 0x00 8.--15. 1. " FLADJ ,Length of 1 micro-frame in 16HS bit time units"
|
|
hexmask.long.byte 0x00 0.--7. 1. " SBRN ,Serial bus release number"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "EXT1,EXT1 Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " POTPGT ,Setting for PPOTPGT of the OHCI HcRhDescriptorA register"
|
|
bitfld.long 0x00 19.--23. " HYPER_SPEED_TRANSFER_CONTROL_2 ,Hyper speed transfer control 2" ",,2,?..."
|
|
bitfld.long 0x00 13. " HYPER_SPEED_TRANSFER_CONTROL_1 ,HS ASYNC OUT advance Mode" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.long 0x00 12. " PSD ,Periodic schedule disable" "No,Yes"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 7. " ID_WRITE_ENABLE ,Write protection for parameters Subsystem ID/Subsystem Vendor ID/Max Latency/Min Gnt" "Protected,Not protected"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 2. " PPCNT ,Setting for bit PPC of the EHCI HCSPARAMS register/Controls the port power" "Always on,Control switch"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 0.--1. " PORT_NO ,Number of valid USB downstream port" "1,1 and 2,?..."
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
if (((per.l(ad:0xA0050100+0xE4))&0x20000)==0x20000)
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "EXT2,EXT2 Register"
|
|
bitfld.long 0x00 24. " PLL_UNLOCK_ACCESS_MODE ,Set the response mode for register access during USBPLL unlock" "Wait,Return dummy value"
|
|
rbitfld.long 0x00 18. " RAM_CONNECT_CHECK_RESULT ,Result of RAM connection check" "NG,OK"
|
|
rbitfld.long 0x00 17. " RAM_CONNECT_CHECK_END_FLAG ,End of RAM connection check" "Not finished,Finished"
|
|
newline
|
|
bitfld.long 0x00 16. " RUN_RAM_CONNECT_CHECK ,RAM connection check" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " HYPER_SPEED_TRANSFER_CONTROL_3 ,Hyper-speed transfer mode feature used for asynchronous IN/OUT transfer" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EHCI_MASK ,Mask of EHCI host controller" "No,Yes"
|
|
else
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "EXT2,EXT2 Register"
|
|
bitfld.long 0x00 24. " PLL_UNLOCK_ACCESS_MODE ,Set the response mode for register access during USBPLL unlock" "Wait,Return dummy value"
|
|
newline
|
|
rbitfld.long 0x00 17. " RAM_CONNECT_CHECK_END_FLAG ,End of RAM connection check" "Not finished,Finished"
|
|
newline
|
|
bitfld.long 0x00 16. " RUN_RAM_CONNECT_CHECK ,RAM connection check" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " HYPER_SPEED_TRANSFER_CONTROL_3 ,Hyper-speed transfer mode feature used for asynchronous IN/OUT transfer" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EHCI_MASK ,Mask of EHCI host controller" "No,Yes"
|
|
endif
|
|
else
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "EXT2,EXT2 Register"
|
|
rbitfld.long 0x00 17. " RAM_CONNECT_CHECK_END_FLAG ,End of RAM connection check" "Not finished,Finished"
|
|
bitfld.long 0x00 16. " RUN_RAM_CONNECT_CHECK ,RAM connection check" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " HYPER_SPEED_TRANSFER_CONTROL_3 ,Hyper-speed transfer mode feature used for asynchronous IN/OUT transfer" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " EHCI_MASK ,Mask of EHCI host controller" "No,Yes"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "UTMICTRL,USBPHY Operation Mode Control Register"
|
|
bitfld.long 0x00 16.--17. " REPSEL ,Interval of periodic terminal resistance adjustment" "0,?..."
|
|
endif
|
|
width 0xB
|
|
tree.end
|
|
tree "AHB-PCI Bridge Configuration 1"
|
|
base ad:0xA0050000
|
|
width 17.
|
|
rgroup.long 0x00++0x03
|
|
line.long 0x00 "VID_DID,Device ID-Vendor ID/AHB-PCI Bridge"
|
|
hexmask.long.word 0x00 16.--31. 1. " DEVICE_ID ,Device type"
|
|
hexmask.long.word 0x00 0.--15. 1. " VENDOR_ID ,Device vendor"
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CMND_STS,Status-Command"
|
|
eventfld.long 0x00 31. " DETPERR ,Parity error status bit" "Not detected,Detected"
|
|
eventfld.long 0x00 30. " SIGSERR ,SERR status bit" "Not occurred,Occurred"
|
|
eventfld.long 0x00 29. " REMABORT ,Master abort status bit" "Not received,Received"
|
|
newline
|
|
eventfld.long 0x00 28. " RETABORT ,Master target abort status bit" "Not received,Received"
|
|
eventfld.long 0x00 27. " SIGTABORT ,Slave target abort status bit" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 25.--26. " DEVTIM ,DEVSEL response speed" ",Medium Mode,?..."
|
|
newline
|
|
eventfld.long 0x00 24. " MDPERR ,Parity error detection bit" "Not detected,Detected"
|
|
sif cpuis("R7S91*")
|
|
rbitfld.long 0x00 23. " FBTBCAP ,Fast back to back capability" "Not supported,Supported"
|
|
rbitfld.long 0x00 21. " CAP66M ,66-MHz operation support" "Not supported,Supported"
|
|
newline
|
|
rbitfld.long 0x00 20. " CAPLIST ,Capabilities list support" "Not supported,Supported"
|
|
rbitfld.long 0x00 9. " FBTBEN ,Fast back to back enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " SERREN ,Set the operation when system error is detected" "Ignored,SERR# is asserted"
|
|
newline
|
|
else
|
|
bitfld.long 0x00 8. " SERREN ,Set the operation when system error is detected" "Ignored,SERR# is asserted"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 6. " PERREN ,Set the operation when a parity error is detected" "Ignored,PERR# is asserted"
|
|
newline
|
|
bitfld.long 0x00 5. " VGAPSNP ,Enable of VGA palette snoop" "Disabled,?..."
|
|
bitfld.long 0x00 4. " MWINVEN ,Enable of memory write and invalidate" "Disabled,?..."
|
|
bitfld.long 0x00 3. " SPECIALC ,Enable of special cycle" "Disabled,?..."
|
|
newline
|
|
bitfld.long 0x00 2. " MASTEREN ,Enable of PCI master operation" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " MEMEN ,Enable of PCI slave operation" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " IOEN ,Enables access to the I_O space" "Disabled,?..."
|
|
rgroup.long 0x08++0x03
|
|
line.long 0x00 "REVID_CC,Class Code-Revision ID"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. " CLASS_CODE ,Class code"
|
|
hexmask.long.byte 0x00 0.--7. 1. " REVISION_ID ,Revision id"
|
|
group.long 0x0C++0x0B
|
|
line.long 0x00 "CLS_LT_HT_BIST,BIST-Header Type-Latency Timer-Cache Line Size"
|
|
hexmask.long.byte 0x00 16.--23. 1. " HEADER_TYPE ,Header type"
|
|
hexmask.long.byte 0x00 8.--15. 1. " LATENCY_TIMER ,This bit is used to notify Latency Timer to the system"
|
|
line.long 0x04 "BASEAD,AHB-PCI Bridge Registers Base Address"
|
|
hexmask.long.tbyte 0x04 10.--31. 0x04 " PCICOM_BASEADR ,Base address of the AHB-PCI Bridge PCI Communication Register area"
|
|
rbitfld.long 0x04 3. " PREFETCH ,Data prefetch" "Disabled,?..."
|
|
rbitfld.long 0x04 1.--2. " TYPE ,Base address type" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x04 0. " MEM ,Bits specified with the base address are the memory space" "0,?..."
|
|
line.long 0x08 "WIN1_BASEAD,PCI-AHB Window1 Base Address"
|
|
hexmask.long.byte 0x08 28.--31. 0x10 " PCI_WIN1_BASEADR ,Specify the base address of the PCI-AHB Window 1 space"
|
|
rbitfld.long 0x08 3. " PREFETCH ,Prefetching data" ",Enabled"
|
|
rbitfld.long 0x08 1.--2. " TYPE ,Base address type" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x08 0. " MEM ,Indicates that the field specified by the base address is in the memory space" "0,?..."
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "WIN2_BASEAD,PCI-AHB Window2 Base Address"
|
|
hexmask.long.byte 0x00 28.--31. 0x10 " PCI_WIN2_BASEADR ,Base address of the PCI-AHB Window 2 space"
|
|
rbitfld.long 0x00 3. " PREFETCH ,Prefetching data" ",Enabled"
|
|
rbitfld.long 0x00 1.--2. " TYPE ,Base address type" "0,1,2,3"
|
|
newline
|
|
rbitfld.long 0x00 0. " MEM ,Indicates that the field specified by the base address is in the memory space" "0,?..."
|
|
endif
|
|
rgroup.long 0x2C++0x03
|
|
line.long 0x00 "SSVID_SSID,Subsystem ID-Subsystem Vendor ID"
|
|
hexmask.long.word 0x00 16.--31. 1. " SUBSYS_ID ,Subsystem id"
|
|
hexmask.long.word 0x00 0.--15. 1. " SUBSYS_VENDOR_ID ,Subsystem vendor id"
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x3C++0x03
|
|
line.long 0x00 "NTR_LINE_PIN,Max_Lat-Min_Gnt-Interrupt Pin-Interrupt Line"
|
|
hexmask.long.byte 0x00 24.--31. 1. " MAX_LAT ,Max lat"
|
|
hexmask.long.byte 0x00 16.--23. 1. " MIN_GNT ,Maximum burst transfer time"
|
|
hexmask.long.byte 0x00 8.--15. 1. " INT_PIN ,Interrupt output pin"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " INT_LINE ,Interrupt line"
|
|
else
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "NTR_LINE_PIN,Max_Lat-Min_Gnt-Interrupt Pin-Interrupt Line"
|
|
hexmask.long.byte 0x00 24.--31. 1. " MAX_LAT ,Max lat"
|
|
hexmask.long.byte 0x00 16.--23. 1. " MIN_GNT ,Maximum burst transfer time"
|
|
hexmask.long.byte 0x00 8.--15. 1. " INT_PIN ,Interrupt output pin"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " INT_LINE ,Interrupt line"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "AHB-PCI Bridge Communication 2"
|
|
base ad:0xA0050800
|
|
width 17.
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "PCIAHB_WIN1_CTR,PCIAHB Window1 Control Register"
|
|
hexmask.long.byte 0x00 28.--31. 0x10 " AHB_BASEADR ,Base address of the AHB when the host controller access the PCI-AHB Window 1 space"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 6.--8. " ENDIAN_CTR ,Specify convert type of endianness on AHB" "No conversion,Access type data swapping,Byte data swapping,Halfword swapping,Address conversion,?..."
|
|
bitfld.long 0x00 0.--1. " PREFETCH ,Enable of prefetch on AHB" ",,,16"
|
|
else
|
|
newline
|
|
bitfld.long 0x00 0.--1. " PREFETCH ,Enable of prefetch on AHB" "Disabled,4,8,16"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "PCIAHB_WIN2_CTR,PCIAHB Window2 Control Register"
|
|
hexmask.long.byte 0x00 28.--31. 0x10 " AHB_BASEADR ,Base address of the AHB when the host controller access the PCI-AHB Window 2 space"
|
|
bitfld.long 0x00 6.--8. " ENDIAN_CTR ,Convert type of endianness on AHB" "No conversion,Access type data swapping,Byte data swapping,Halfword swapping,Address conversion,?..."
|
|
bitfld.long 0x00 0.--1. " PREFETCH ,Enable of prefetch on AHB" ",,,Enabled"
|
|
endif
|
|
group.long 0x10++0x07
|
|
line.long 0x00 "AHBPCI_WIN1_CTR,AHBPCI Window1 Control Register"
|
|
hexmask.long.tbyte 0x00 11.--31. 0x08 " PCIWIN1_BASEADR ,Base address of the PCI bus when it accesses AHB-PCI Window 1 space from AHB"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 1.--3. " PCICMD ,Specify the PCI bus cycle type" ",,,,,,Configuration Read/Write,?..."
|
|
newline
|
|
else
|
|
bitfld.long 0x00 1.--3. " PCICMD ,Specify the PCI bus cycle type (Read/Write)" "Interrupt acknowledge/Special cycle,I/O,,Memory,,Configuration,Memory multiple,Memory line"
|
|
newline
|
|
endif
|
|
line.long 0x04 "AHBPCI_WIN2_CTR,AHBPCI Window2 Control Register"
|
|
hexmask.long.word 0x04 16.--31. 0x01 " PCIWIN2_BASEADR ,Base address of the PCI bus when it accesses AHB-PCI Window 2 space from AHB"
|
|
bitfld.long 0x04 5. " BURST_EN ,Enable of burst transfer on the PCI bus" "Disabled,?..."
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 1.--3. " PCICMD ,PCI bus cycle type" ",,,Memory Read/Write,?..."
|
|
else
|
|
bitfld.long 0x04 1.--3. " PCICMD ,PCI bus cycle type (Read/Write)" ",IO,,Memory,,,Memory multiple,Memory line"
|
|
endif
|
|
group.long 0x20++0x07
|
|
line.long 0x00 "PCI_INT_ENABLE,PCI Interrupt Enable Register"
|
|
bitfld.long 0x00 19. " USBH_PMEEN ,Enable of USBH_PME" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " USBH_INTBEN ,Enable of USBH_INTB" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " USBH_INTAEN ,Enable of USBH_INTA" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 13. " PCIAHB_WIN2_INTEN ,Enable of PCIAHB_WIN2_INT" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " PCIAHB_WIN1_INTEN ,Enable of PCIAHB_WIN1_INT" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " RESERR_INTEN ,Enable of RESERR_INT" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. " SIGSERR_INTEN ,Enable of SIGSERR_INT" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " PERR_INTEN ,Enable of PERR_INT" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " REMARBORT_INTEN ,Enable of REMABORT_INT" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " RETABORT_INTEN ,Enable of RETABORT_INT" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " SIGTABORT_INTEN ,Enable of SIGTABORT_INT" "Disabled,Enabled"
|
|
line.long 0x04 "PCI_INT_STATUS,PCI Interrupt Status Register"
|
|
bitfld.long 0x04 19. " USBH_PME ,Status of PME interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x04 17. " USBH_INTB ,Status of INTB interrupt" "No interrupt,Interrupt"
|
|
bitfld.long 0x04 16. " USBH_INTA ,Status of INTA interrupt" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.long 0x04 13. " PCIAHB_WIN2_INT ,Status of AHB bus error in PCIAHB windows 2" "Not occurred,Occurred"
|
|
bitfld.long 0x04 12. " PCIAHB_WIN1_INT ,Status of AHB bus error in PCIAHB windows 1" "Not occurred,Occurred"
|
|
bitfld.long 0x04 5. " RESERR_INT ,Status of interrupt caused by SERR input" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.long 0x04 4. " SIGSERR_INT ,Status of interrupt caused by SERR output" "No interrupt,Interrupt"
|
|
bitfld.long 0x04 3. " PERR_INT ,Status of interrupt caused by PERR input\output" "No interrupt,Interrupt"
|
|
bitfld.long 0x04 2. " REMARBORT_INT ,MasterAbort is received during PCI master operation" "Not received,Received"
|
|
newline
|
|
bitfld.long 0x04 1. " RETABORT_INT ,Target Abort is reported during PCI master operation" "Nor reported,Reported"
|
|
bitfld.long 0x04 0. " SIGTABORT_INT ,Target Abort is reported during PCI slave operation" "Nor reported,Reported"
|
|
group.long 0x30++0x07
|
|
line.long 0x00 "AHB_BUS_CTR,AHB Bus Control Register"
|
|
bitfld.long 0x00 17. " SMODE_READY_CTR ,Wait cycle control type for AHB slave" ",HREADY=0"
|
|
bitfld.long 0x00 7. " MMODE_HBUSREQ ,HBUSREQ de-assert timing for the AHB master" ",HGRANT=1 & HREADY=1"
|
|
newline
|
|
bitfld.long 0x00 2. " MMODE_WR_INCR ,AHB INCR burst use condition at write for the AHB master" ",INCR4/8/16 or INCR 2/3 beat"
|
|
newline
|
|
bitfld.long 0x00 1. " MMODE_BYTE_BURST ,Burst mode setting in 16 bit/8 bit transfer for the AHB master" ",No burst"
|
|
bitfld.long 0x00 0. " MMODE_HTRANS ,HTRANS behavior setting for the AHB master" ",IDLE and HBUSREQ"
|
|
line.long 0x04 "USBCTR,USB Control Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 10.--11. " PCI_AHB_WIN1_SIZE ,PCI-AHB Window 1 area control" "256 MB,512 MB,1 GB,2 GB"
|
|
else
|
|
bitfld.long 0x04 10.--11. " PCI_AHB_WIN1_SIZE ,PCI-AHB Window 1 area control" ",,1 GB,?..."
|
|
endif
|
|
bitfld.long 0x04 9. " PCI_AHB_WIN2_EN ,Enable the PCI-AHB Window 2" "Disabled,Enabled"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 8. " DIRPD ,Power down state enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " PLL_RST ,Reset of USBPLL" "No reset,Reset"
|
|
newline
|
|
endif
|
|
bitfld.long 0x04 1. " PCICLK_MASK ,Control PCI clock supply in the host controller" "Supplied,Stopped"
|
|
bitfld.long 0x04 0. " USBH_RST ,Control the reset signal supplied to the host controller" "No reset,Reset"
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "PCI_ARBITER_CTR,PCI Arbiter Control Register"
|
|
bitfld.long 0x00 12. " PCIBP_MODE ,PCI bus master in the bus parking" "This unit,Last accessed master"
|
|
bitfld.long 0x00 1. " PCIREQ1 ,Enable of PCI bus request1 signal" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " PCIREQ0 ,Enable of PCI bus request0 signal" "Disabled,Enabled"
|
|
sif (cpu()=="R8A77420")||(cpu()=="R8A77430")||(cpu()=="R8A77450")
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "PCI_UNIT_REV,PCI Unit Revision Register"
|
|
elif cpuis("R7S91*")
|
|
group.long 0x48++0x03
|
|
line.long 0x00 "PCI_UNIT_REV,PCI Unit Revision Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " MAJOR_REV_ID ,Major revision ID"
|
|
hexmask.long.word 0x00 0.--15. 1. " MINOR_REV_ID ,Minor revision ID"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree "USBf (USB 2.0 HS Function Module)"
|
|
base ad:0xA0060000
|
|
width 11.
|
|
group.word 0x00++0x03
|
|
line.word 0x00 "SYSCFG0,System Configuration Control Register"
|
|
bitfld.word 0x00 7. " HSE ,High-speed operation enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " DRPD ,D+/D- line resistor control" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " DPRPU ,D+ line resistor control" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " USBE ,USBFS operation enable" "Disabled,Enabled"
|
|
line.word 0x02 "SYSCFG1,System Configuration Control Register"
|
|
bitfld.word 0x02 0.--5. " BWAIT ,CPU bus access wait specification" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63"
|
|
if (((per.w(ad:0xA0060000+0x08))&0x07)==0x02)
|
|
rgroup.word 0x04++0x01
|
|
line.word 0x00 "SYSSTS0,System Configuration Status Register 0"
|
|
bitfld.word 0x00 0.--1. " LNST ,USB data line status monitor" "SE0,J-State,K-State,SE1"
|
|
elif (((per.w(ad:0xA0060000+0x08))&0x07)==0x04)
|
|
rgroup.word 0x04++0x01
|
|
line.word 0x00 "SYSSTS0,System Configuration Status Register 0"
|
|
bitfld.word 0x00 0.--1. " LNST ,USB data line status monitor" "Squelch,Unsquelch,?..."
|
|
elif ((((per.w(ad:0xA0060000+0x08))&0x07)==0x03)&&(((per.w(ad:0xA0060000))&0x80)==0x80))
|
|
rgroup.word 0x04++0x01
|
|
line.word 0x00 "SYSSTS0,System Configuration Status Register 0"
|
|
bitfld.word 0x00 0.--1. " LNST ,USB data line status monitor" "Squelch,Chirp J,Chirp K,?..."
|
|
else
|
|
hgroup.word 0x04++0x01
|
|
hide.word 0x00 "SYSSTS0,System Configuration Status Register 0"
|
|
endif
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "DVSTCTR0,Device State Control Register 0"
|
|
bitfld.word 0x00 8. " WKUP ,Wakeup output" "No output,Output"
|
|
rbitfld.word 0x00 0.--2. " RHST ,USB bus reset status" "No connection,Full-speed,High-speed,In progress,?..."
|
|
group.word 0x0C++0x01
|
|
line.word 0x00 "TESTMODE,USB Test Mode Register"
|
|
bitfld.word 0x00 0.--3. " UTST ,Test mode" "Normal,J,K,SE0_NAK,Packet,?..."
|
|
group.word 0x10++0x03
|
|
line.word 0x00 "D0FBCFG,DMA0-FIFO Bus Configuration Register"
|
|
bitfld.word 0x00 12.--13. " DFACC ,DMA0-FIFO access mode" "Stealing,16-byte,32-byte,?..."
|
|
bitfld.word 0x00 4. " TENDE ,TEND0_N signal enable" "Disabled,Enabled"
|
|
line.word 0x02 "D1FBCFG,DMA1-FIFO Bus Configuration Register"
|
|
bitfld.word 0x02 12.--13. " DFACC ,DMA1-FIFO access mode" "Stealing,16-byte,32-byte,?..."
|
|
bitfld.word 0x02 4. " TENDE ,TEND1_N signal enable" "Disabled,Enabled"
|
|
hgroup.long 0x14++0x03
|
|
hide.long 0x00 "CFIFO,CFIFO Port Register"
|
|
in
|
|
hgroup.long 0x18++0x03
|
|
hide.long 0x00 "D0FIFO,D0FIFO Port Register"
|
|
in
|
|
hgroup.long 0x1C++0x03
|
|
hide.long 0x00 "D1FIFO,D1FIFO Port Register"
|
|
in
|
|
group.word 0x20++0x01
|
|
line.word 0x00 "CFIFOSEL,CFIFO Port Select Register"
|
|
bitfld.word 0x00 15. " RCNT ,Read count mode" "Clear,Decrement"
|
|
bitfld.word 0x00 14. " REW ,Buffer pointer rewind" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 10.--11. " MBW ,CFIFO port access bit width" "8-bit,16-bit,32-bit,?..."
|
|
bitfld.word 0x00 8. " BIGEND ,CFIFO port endian control" "Little,Big"
|
|
newline
|
|
bitfld.word 0x00 5. " ISEL ,CFIFO port access direction when DCP is selected" "Reading,Writing"
|
|
bitfld.word 0x00 0.--3. " CURPIPE ,CFIFO port access pipe specification" "DCP,Pipe 1,Pipe 2,Pipe 3,Pipe 4,Pipe 5,Pipe 6,Pipe 7,Pipe 8,Pipe 9,?..."
|
|
group.word 0x28++0x01
|
|
line.word 0x00 "D0FIFOSEL,D0FIFO Port Select Register"
|
|
bitfld.word 0x00 15. " RCNT ,Read count mode" "Clear,Decrement"
|
|
bitfld.word 0x00 14. " REW ,Buffer pointer rewind" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 13. " DCLRM ,Auto buffer memory clear mode accessed after specified pipe data is read" "Disabled,Enabled"
|
|
bitfld.word 0x00 12. " DREQE ,UCL_D1_DREQ signal output enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 10.--11. " MBW ,CFIFO port access bit width" "8-bit,16-bit,32-bit,?..."
|
|
bitfld.word 0x00 8. " BIGEND ,CFIFO port endian control" "Little,Big"
|
|
newline
|
|
bitfld.word 0x00 0.--3. " CURPIPE ,FIFO port access pipe specification" "Not specified,Pipe 1,Pipe 2,Pipe 3,Pipe 4,Pipe 5,Pipe 6,Pipe 7,Pipe 8,Pipe 9,?..."
|
|
group.word 0x30++0x01
|
|
line.word 0x00 "D1FIFOSEL,D1FIFO Port Select Register"
|
|
bitfld.word 0x00 15. " RCNT ,Read count mode" "Clear,Decrement"
|
|
bitfld.word 0x00 14. " REW ,Buffer pointer rewind" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 13. " DCLRM ,Auto buffer memory clear mode accessed after specified pipe data is read" "Disabled,Enabled"
|
|
bitfld.word 0x00 12. " DREQE ,UCL_D1_DREQ signal output enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 10.--11. " MBW ,CFIFO port access bit width" "8-bit,16-bit,32-bit,?..."
|
|
bitfld.word 0x00 8. " BIGEND ,CFIFO port endian control" "Little,Big"
|
|
newline
|
|
bitfld.word 0x00 0.--3. " CURPIPE ,FIFO port access pipe specification" "Not specified,Pipe 1,Pipe 2,Pipe 3,Pipe 4,Pipe 5,Pipe 6,Pipe 7,Pipe 8,Pipe 9,?..."
|
|
group.word 0x22++0x01
|
|
line.word 0x00 "CFIFOCTR,CFIFO Port Control Register"
|
|
bitfld.word 0x00 15. " BVAL ,Buffer memory valid flag" "Invalid,Valid"
|
|
bitfld.word 0x00 14. " BCLR ,CPU buffer clear" "No effect,Clear"
|
|
rbitfld.word 0x00 13. " FRDY ,FIFO port ready" "Not ready,Ready"
|
|
hexmask.word 0x00 0.--11. 1. " DTLN ,Receive data length"
|
|
group.word 0x2A++0x01
|
|
line.word 0x00 "D0FIFOCTR,D0FIFO Port Control Register"
|
|
bitfld.word 0x00 15. " BVAL ,Buffer memory valid flag" "Invalid,Valid"
|
|
bitfld.word 0x00 14. " BCLR ,CPU buffer clear" "No effect,Clear"
|
|
rbitfld.word 0x00 13. " FRDY ,FIFO port ready" "Not ready,Ready"
|
|
hexmask.word 0x00 0.--11. 1. " DTLN ,Receive data length"
|
|
group.word 0x2E++0x01
|
|
line.word 0x00 "D1FIFOCTR,D1FIFO Port Control Register"
|
|
bitfld.word 0x00 15. " BVAL ,Buffer memory valid flag" "Invalid,Valid"
|
|
bitfld.word 0x00 14. " BCLR ,CPU buffer clear" "No effect,Clear"
|
|
rbitfld.word 0x00 13. " FRDY ,FIFO port ready" "Not ready,Ready"
|
|
hexmask.word 0x00 0.--11. 1. " DTLN ,Receive data length"
|
|
group.word 0x30++0x01
|
|
line.word 0x00 "INTENB0,Interrupt Enable Register 0"
|
|
bitfld.word 0x00 15. " VBSE ,VBUS interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " RSME ,Resume interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SOFE ,Frame number update interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 12. " DVSE ,Device state transition interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 11. " CTRE ,Control transfer stage transition interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 10. " BEMPE ,Buffer empty interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 9. " NRDYE ,Buffer not ready response interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " BRDYE ,Buffer ready interrupt enable" "Disabled,Enabled"
|
|
group.word 0x36++0x07
|
|
line.word 0x00 "BRDYENB,BRDY Interrupt Enable Register"
|
|
bitfld.word 0x00 9. " PIPE9BRDYE ,BRDY interrupt enable for pipe 9" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " PIPE8BRDYE ,BRDY interrupt enable for pipe 8" "Disabled,Enabled"
|
|
bitfld.word 0x00 7. " PIPE7BRDYE ,BRDY interrupt enable for pipe 7" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " PIPE6BRDYE ,BRDY interrupt enable for pipe 6" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 5. " PIPE5BRDYE ,BRDY interrupt enable for pipe 5" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " PIPE4BRDYE ,BRDY interrupt enable for pipe 4" "Disabled,Enabled"
|
|
bitfld.word 0x00 3. " PIPE3BRDYE ,BRDY interrupt enable for pipe 3" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " PIPE2BRDYE ,BRDY interrupt enable for pipe 2" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 1. " PIPE1BRDYE ,BRDY interrupt enable for pipe 1" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " PIPE0BRDYE ,BRDY interrupt enable for pipe 0" "Disabled,Enabled"
|
|
line.word 0x02 "NRDYENB,NRDY Interrupt Enable Register"
|
|
bitfld.word 0x02 9. " PIPE9NRDYE ,NRDY interrupt enable for pipe 9" "Disabled,Enabled"
|
|
bitfld.word 0x02 8. " PIPE8NRDYE ,NRDY interrupt enable for pipe 8" "Disabled,Enabled"
|
|
bitfld.word 0x02 7. " PIPE7NRDYE ,NRDY interrupt enable for pipe 7" "Disabled,Enabled"
|
|
bitfld.word 0x02 6. " PIPE6NRDYE ,NRDY interrupt enable for pipe 6" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 5. " PIPE5NRDYE ,NRDY interrupt enable for pipe 5" "Disabled,Enabled"
|
|
bitfld.word 0x02 4. " PIPE4NRDYE ,NRDY interrupt enable for pipe 4" "Disabled,Enabled"
|
|
bitfld.word 0x02 3. " PIPE3NRDYE ,NRDY interrupt enable for pipe 3" "Disabled,Enabled"
|
|
bitfld.word 0x02 2. " PIPE2NRDYE ,NRDY interrupt enable for pipe 2" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x02 1. " PIPE1NRDYE ,NRDY interrupt enable for pipe 1" "Disabled,Enabled"
|
|
bitfld.word 0x02 0. " PIPE0NRDYE ,NRDY interrupt enable for pipe 0" "Disabled,Enabled"
|
|
line.word 0x04 "BEMPENB,BEMP Interrupt Enable Register"
|
|
bitfld.word 0x04 9. " PIPE9BEMPE ,BEMP interrupt enable for pipe 9" "Disabled,Enabled"
|
|
bitfld.word 0x04 8. " PIPE8BEMPE ,BEMP interrupt enable for pipe 8" "Disabled,Enabled"
|
|
bitfld.word 0x04 7. " PIPE7BEMPE ,BEMP interrupt enable for pipe 7" "Disabled,Enabled"
|
|
bitfld.word 0x04 6. " PIPE6BEMPE ,BEMP interrupt enable for pipe 6" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x04 5. " PIPE5BEMPE ,BEMP interrupt enable for pipe 5" "Disabled,Enabled"
|
|
bitfld.word 0x04 4. " PIPE4BEMPE ,BEMP interrupt enable for pipe 4" "Disabled,Enabled"
|
|
bitfld.word 0x04 3. " PIPE3BEMPE ,BEMP interrupt enable for pipe 3" "Disabled,Enabled"
|
|
bitfld.word 0x04 2. " PIPE2BEMPE ,BEMP interrupt enable for pipe 2" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x04 1. " PIPE1BEMPE ,BEMP interrupt enable for pipe 1" "Disabled,Enabled"
|
|
bitfld.word 0x04 0. " PIPE0BEMPE ,BEMP interrupt enable for pipe 0" "Disabled,Enabled"
|
|
line.word 0x06 "SOFCFG,SOF Output Configuration Register"
|
|
bitfld.word 0x06 6. " BRDYM ,PIPEBRDY interrupt status clear timing" "Software,Hardware"
|
|
bitfld.word 0x06 5. " INTL ,Interrupt output sense select" "Edge,Level"
|
|
rbitfld.word 0x06 4. " EDGESTS ,Edge processing interrupt status" "No interrupt,Interrupt"
|
|
group.word 0x40++0x01
|
|
line.word 0x00 "INTSTS0,Interrupt Status Register 0"
|
|
bitfld.word 0x00 15. " VBINT ,VBUS interrupt status" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 14. " RESM ,Resume interrupt status" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 13. " SOFR ,Frame number refresh interrupt status" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 12. " DVST ,Device state transition interrupt status" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.word 0x00 11. " CTRT ,Control transfer stage transition interrupt status" "No interrupt,Interrupt"
|
|
rbitfld.word 0x00 10. " BEMP ,Buffer empty interrupt status" "No interrupt,Interrupt"
|
|
rbitfld.word 0x00 9. " NRDY ,Buffer not ready interrupt status" "No interrupt,Interrupt"
|
|
rbitfld.word 0x00 8. " BRDY ,Buffer ready interrupt status" "No interrupt,Interrupt"
|
|
newline
|
|
rbitfld.word 0x00 7. " VBSTS ,VBUS input status" "Low,High"
|
|
rbitfld.word 0x00 4.--6. " DVSQ ,Device state" "Powered,Default,Address,Configured,Suspended,Suspended,Suspended,Suspended"
|
|
bitfld.word 0x00 3. " VALID ,USB request reception" "Not received,Received"
|
|
rbitfld.word 0x00 0.--2. " CTSQ ,Control transfer stage" "Idle or setup,Read data,Read status,Write data,Write status,Write (no data) status,Transfer sequence error,?..."
|
|
group.word 0x46++0x09
|
|
line.word 0x00 "BRDYSTS,BRDY Interrupt Status Register"
|
|
bitfld.word 0x00 9. " PIPE9BRDY ,BRDY interrupt status for pipe 9" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 8. " PIPE8BRDY ,BRDY interrupt status for pipe 8" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 7. " PIPE7BRDY ,BRDY interrupt status for pipe 7" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 6. " PIPE6BRDY ,BRDY interrupt status for pipe 6" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.word 0x00 5. " PIPE5BRDY ,BRDY interrupt status for pipe 5" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 4. " PIPE4BRDY ,BRDY interrupt status for pipe 4" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 3. " PIPE3BRDY ,BRDY interrupt status for pipe 3" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 2. " PIPE2BRDY ,BRDY interrupt status for pipe 2" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.word 0x00 1. " PIPE1BRDY ,BRDY interrupt status for pipe 1" "No interrupt,Interrupt"
|
|
bitfld.word 0x00 0. " PIPE0BRDY ,BRDY interrupt status for pipe 0" "No interrupt,Interrupt"
|
|
line.word 0x02 "NRDYSTS,NRDY Interrupt Status Register"
|
|
bitfld.word 0x02 9. " PIPE9NRDY ,NRDY interrupt status for pipe 9" "No interrupt,Interrupt"
|
|
bitfld.word 0x02 8. " PIPE8NRDY ,NRDY interrupt status for pipe 8" "No interrupt,Interrupt"
|
|
bitfld.word 0x02 7. " PIPE7NRDY ,NRDY interrupt status for pipe 7" "No interrupt,Interrupt"
|
|
bitfld.word 0x02 6. " PIPE6NRDY ,NRDY interrupt status for pipe 6" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.word 0x02 5. " PIPE5NRDY ,NRDY interrupt status for pipe 5" "No interrupt,Interrupt"
|
|
bitfld.word 0x02 4. " PIPE4NRDY ,NRDY interrupt status for pipe 4" "No interrupt,Interrupt"
|
|
bitfld.word 0x02 3. " PIPE3NRDY ,NRDY interrupt status for pipe 3" "No interrupt,Interrupt"
|
|
bitfld.word 0x02 2. " PIPE2NRDY ,NRDY interrupt status for pipe 2" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.word 0x02 1. " PIPE1NRDY ,NRDY interrupt status for pipe 1" "No interrupt,Interrupt"
|
|
bitfld.word 0x02 0. " PIPE0NRDY ,NRDY interrupt status for pipe 0" "No interrupt,Interrupt"
|
|
line.word 0x04 "BEMPSTS,BEMP Interrupt Status Register"
|
|
bitfld.word 0x04 9. " PIPE9BEMP ,BEMP interrupt status for pipe 9" "No interrupt,Interrupt"
|
|
bitfld.word 0x04 8. " PIPE8BEMP ,BEMP interrupt status for pipe 8" "No interrupt,Interrupt"
|
|
bitfld.word 0x04 7. " PIPE7BEMP ,BEMP interrupt status for pipe 7" "No interrupt,Interrupt"
|
|
bitfld.word 0x04 6. " PIPE6BEMP ,BEMP interrupt status for pipe 6" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.word 0x04 5. " PIPE5BEMP ,BEMP interrupt status for pipe 5" "No interrupt,Interrupt"
|
|
bitfld.word 0x04 4. " PIPE4BEMP ,BEMP interrupt status for pipe 4" "No interrupt,Interrupt"
|
|
bitfld.word 0x04 3. " PIPE3BEMP ,BEMP interrupt status for pipe 3" "No interrupt,Interrupt"
|
|
bitfld.word 0x04 2. " PIPE2BEMP ,BEMP interrupt status for pipe 2" "No interrupt,Interrupt"
|
|
newline
|
|
bitfld.word 0x04 1. " PIPE1BEMP ,BEMP interrupt status for pipe 1" "No interrupt,Interrupt"
|
|
bitfld.word 0x04 0. " PIPE0BEMP ,BEMP interrupt status for pipe 0" "No interrupt,Interrupt"
|
|
line.word 0x06 "FRMNUM,Frame Number Register"
|
|
bitfld.word 0x06 15. " OVRN ,Overrun/underrun detection status" "No error,Error"
|
|
bitfld.word 0x06 14. " CRCE ,Receive data error" "Not occurred,Occurred"
|
|
hexmask.word 0x06 0.--10. 1. " FRNM ,Frame Number"
|
|
line.word 0x08 "UFRMNUM,uFrame Number Register"
|
|
bitfld.word 0x08 0.--2. " UFRNM ,Microframe number" "0,1,2,3,4,5,6,7"
|
|
newline
|
|
group.word 0x50++0x01
|
|
line.word 0x00 "USBADDR,USB Address Register"
|
|
hexmask.word.byte 0x00 0.--6. 1. " USBADDR ,USB address"
|
|
group.word 0x54++0x07
|
|
line.word 0x00 "USBREQ,USB Request Type Register"
|
|
hexmask.word.byte 0x00 0.--7. 1. " BMREQUESTTYPE ,Request type"
|
|
hexmask.word.byte 0x00 8.--15. 1. " BREQUEST ,Request"
|
|
line.word 0x02 "USBVAL,USB Request Value Register"
|
|
line.word 0x04 "USBINDX,USB Request Index Register"
|
|
line.word 0x06 "USBLENG,USB Request Length Register"
|
|
newline
|
|
group.word 0x5E++0x03
|
|
line.word 0x00 "DCPMAXP,DCP Maximum Packet Size Register"
|
|
hexmask.word.byte 0x00 0.--6. 1. " MXPS ,Maximum packet size"
|
|
line.word 0x02 "DCPCTR,DCP Control Register"
|
|
rbitfld.word 0x02 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
bitfld.word 0x02 8. " SQCLR ,Sequence toggle bit clear" "No effect,Clear"
|
|
bitfld.word 0x02 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
rbitfld.word 0x02 6. " SQMON ,Sequence toggle bit monitor" "DATA0,DATA1"
|
|
newline
|
|
rbitfld.word 0x02 5. " PBUSY ,pipe busy" "Not used,Used"
|
|
bitfld.word 0x02 2. " CCPL ,Control transfer end enable" "Disabled,Enabled"
|
|
bitfld.word 0x02 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x64++0x01
|
|
line.word 0x00 "PIPESEL,Pipe Window Select Register"
|
|
bitfld.word 0x00 0.--3. " PIPESEL ,Pipe window select" "No pipe,Pipe 1,Pipe 2,Pipe 3,Pipe 4,Pipe 5,Pipe 6,Pipe 7,Pipe 8,Pipe 9,?..."
|
|
if ((((per.w(ad:0xA0060000+0x64))&0x0F)==0x00)||(((per.w(ad:0xA0060000+0x64))&0x0F)>0x09))
|
|
group.word 0x68++0x01
|
|
line.word 0x00 "PIPECFG,Pipe Configuration Register"
|
|
bitfld.word 0x00 14.--15. " TYPE ,Transfer type" "Not used,?..."
|
|
bitfld.word 0x00 10. " BFRE ,BRDY interrupt operation specification" "Transmitting/receiving,Completion of reading"
|
|
bitfld.word 0x00 9. " DBLB ,Double buffer mode" "Single,Double"
|
|
bitfld.word 0x00 8. " CNTMD ,Continuous transfer mode" "Non-continuous,Continuous"
|
|
newline
|
|
bitfld.word 0x00 7. " SHTNAK ,Pipe disabled at end of transfer" "No,Yes"
|
|
bitfld.word 0x00 4. " DIR ,Transfer direction" "Receiving,Transmitting"
|
|
bitfld.word 0x00 0.--3. " EPNUM ,Endpoint number" "Not used,Pipe 1,Pipe 2,Pipe 3,Pipe 4,Pipe 5,Pipe 6,Pipe 7,Pipe 8,Pipe 9,?..."
|
|
elif (((per.w(ad:0xA0060000+0x64))&0x0F)==(0x01||0x02))
|
|
group.word 0x68++0x01
|
|
line.word 0x00 "PIPECFG,Pipe Configuration Register"
|
|
bitfld.word 0x00 14.--15. " TYPE ,Transfer type" "Not used,Bulk,,Isochronous"
|
|
bitfld.word 0x00 10. " BFRE ,BRDY interrupt operation specification" "Transmitting/receiving,Completion of reading"
|
|
bitfld.word 0x00 9. " DBLB ,Double buffer mode" "Single,Double"
|
|
bitfld.word 0x00 8. " CNTMD ,Continuous transfer mode" "Non-continuous,Continuous"
|
|
newline
|
|
bitfld.word 0x00 7. " SHTNAK ,Pipe disabled at end of transfer" "No,Yes"
|
|
bitfld.word 0x00 4. " DIR ,Transfer direction" "Receiving,Transmitting"
|
|
bitfld.word 0x00 0.--3. " EPNUM ,Endpoint number" "Not used,Pipe 1,Pipe 2,Pipe 3,Pipe 4,Pipe 5,Pipe 6,Pipe 7,Pipe 8,Pipe 9,?..."
|
|
elif (((per.w(ad:0xA0060000+0x64))&0x0F)==(0x03||0x04||0x05))
|
|
group.word 0x68++0x01
|
|
line.word 0x00 "PIPECFG,Pipe Configuration Register"
|
|
bitfld.word 0x00 14.--15. " TYPE ,Transfer type" "Not used,Bulk,?..."
|
|
bitfld.word 0x00 10. " BFRE ,BRDY interrupt operation specification" "Transmitting/receiving,Completion of reading"
|
|
bitfld.word 0x00 9. " DBLB ,Double buffer mode" "Single,Double"
|
|
bitfld.word 0x00 8. " CNTMD ,Continuous transfer mode" "Non-continuous,Continuous"
|
|
newline
|
|
bitfld.word 0x00 7. " SHTNAK ,Pipe disabled at end of transfer" "No,Yes"
|
|
bitfld.word 0x00 4. " DIR ,Transfer direction" "Receiving,Transmitting"
|
|
bitfld.word 0x00 0.--3. " EPNUM ,Endpoint number" "Not used,Pipe 1,Pipe 2,Pipe 3,Pipe 4,Pipe 5,Pipe 6,Pipe 7,Pipe 8,Pipe 9,?..."
|
|
else
|
|
group.word 0x68++0x01
|
|
line.word 0x00 "PIPECFG,Pipe Configuration Register"
|
|
bitfld.word 0x00 14.--15. " TYPE ,Transfer type" "Not used,,Interrupt,?..."
|
|
bitfld.word 0x00 10. " BFRE ,BRDY interrupt operation specification" "Transmitting/receiving,Completion of reading"
|
|
bitfld.word 0x00 9. " DBLB ,Double buffer mode" "Single,Double"
|
|
bitfld.word 0x00 8. " CNTMD ,Continuous transfer mode" "Non-continuous,Continuous"
|
|
newline
|
|
bitfld.word 0x00 7. " SHTNAK ,Pipe disabled at end of transfer" "No,Yes"
|
|
bitfld.word 0x00 4. " DIR ,Transfer direction" "Receiving,Transmitting"
|
|
bitfld.word 0x00 0.--3. " EPNUM ,Endpoint number" "Not used,Pipe 1,Pipe 2,Pipe 3,Pipe 4,Pipe 5,Pipe 6,Pipe 7,Pipe 8,Pipe 9,?..."
|
|
endif
|
|
group.word 0x6A++0x05
|
|
line.word 0x00 "PIPEBUF,Pipe Buffer Specification Register"
|
|
bitfld.word 0x00 10.--14. " BUFSIZE ,Buffer size" "64b,128b,192b,256b,320b,384b,448b,512b,576b,640b,704b,768b,832b,896b,960b,1024b,1088b,1152b,1216b,1280b,1344b,1408b,1472b,1536b,1600b,1664b,1728b,1792b,1856b,1920b,1984b,2048b"
|
|
hexmask.word.byte 0x00 0.--7. 1. " BUFNMB ,Buffer number"
|
|
line.word 0x02 "PIPEMAXP,Pipe Maximum Packet Size Register"
|
|
hexmask.word 0x02 0.--10. 1. " MXPS ,Maximum packet size"
|
|
line.word 0x04 "PIPEPERI,Pipe Cycle Control Register"
|
|
bitfld.word 0x04 12. " IFIS ,Isochronous IN buffer flush" "Not flushed,Flushed"
|
|
bitfld.word 0x04 0.--2. " IITV ,Interval error detection interval" "1,2,4,8,16,32,64,128"
|
|
group.word 0x70++0x01
|
|
line.word 0x00 "PIPE1CTR,PIPE1 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
rbitfld.word 0x00 14. " INBUFM ,Transmit buffer monitor" "Not transmitted,Transmitted"
|
|
bitfld.word 0x00 10. " ATREPM ,Auto response mode" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x72++0x01
|
|
line.word 0x00 "PIPE2CTR,PIPE2 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
rbitfld.word 0x00 14. " INBUFM ,Transmit buffer monitor" "Not transmitted,Transmitted"
|
|
bitfld.word 0x00 10. " ATREPM ,Auto response mode" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x74++0x01
|
|
line.word 0x00 "PIPE3CTR,PIPE3 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
rbitfld.word 0x00 14. " INBUFM ,Transmit buffer monitor" "Not transmitted,Transmitted"
|
|
bitfld.word 0x00 10. " ATREPM ,Auto response mode" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x76++0x01
|
|
line.word 0x00 "PIPE4CTR,PIPE4 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
rbitfld.word 0x00 14. " INBUFM ,Transmit buffer monitor" "Not transmitted,Transmitted"
|
|
bitfld.word 0x00 10. " ATREPM ,Auto response mode" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x78++0x01
|
|
line.word 0x00 "PIPE5CTR,PIPE5 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
rbitfld.word 0x00 14. " INBUFM ,Transmit buffer monitor" "Not transmitted,Transmitted"
|
|
bitfld.word 0x00 10. " ATREPM ,Auto response mode" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x7A++0x01
|
|
line.word 0x00 "PIPE6CTR,PIPE6 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x7C++0x01
|
|
line.word 0x00 "PIPE7CTR,PIPE7 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x7E++0x01
|
|
line.word 0x00 "PIPE8CTR,PIPE8 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x80++0x01
|
|
line.word 0x00 "PIPE9CTR,PIPE9 Control Registers"
|
|
rbitfld.word 0x00 15. " BSTS ,Buffer status" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " ACLRM ,Auto buffer clear mode" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " SQCLR ,Sequence toggle bit clear" "Not effect,Clear"
|
|
bitfld.word 0x00 7. " SQSET ,Sequence toggle bit set" "No effect,Set"
|
|
newline
|
|
rbitfld.word 0x00 6. " SQMON ,Sequence toggle bit confirmation" "DATA0,DATA1"
|
|
rbitfld.word 0x00 5. " PBUSY ,Pipe busy" "Not used,Used"
|
|
bitfld.word 0x00 0.--1. " PID ,Response PID" "NAK,BUF,STALL,STALL"
|
|
group.word 0x90++0x01
|
|
line.word 0x00 "PIPE1TRE,PIPE1 Transaction Counter Enable Register"
|
|
bitfld.word 0x00 9. " TRENB ,TRENB transaction counter enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " TRCLR ,Transaction counter clear" "Not effect,Clear"
|
|
group.word 0x94++0x01
|
|
line.word 0x00 "PIPE2TRE,PIPE2 Transaction Counter Enable Register"
|
|
bitfld.word 0x00 9. " TRENB ,TRENB transaction counter enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " TRCLR ,Transaction counter clear" "Not effect,Clear"
|
|
group.word 0x98++0x01
|
|
line.word 0x00 "PIPE3TRE,PIPE3 Transaction Counter Enable Register"
|
|
bitfld.word 0x00 9. " TRENB ,TRENB transaction counter enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " TRCLR ,Transaction counter clear" "Not effect,Clear"
|
|
group.word 0x9C++0x01
|
|
line.word 0x00 "PIPE4TRE,PIPE4 Transaction Counter Enable Register"
|
|
bitfld.word 0x00 9. " TRENB ,TRENB transaction counter enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " TRCLR ,Transaction counter clear" "Not effect,Clear"
|
|
group.word 0xA0++0x01
|
|
line.word 0x00 "PIPE5TRE,PIPE5 Transaction Counter Enable Register"
|
|
bitfld.word 0x00 9. " TRENB ,TRENB transaction counter enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " TRCLR ,Transaction counter clear" "Not effect,Clear"
|
|
group.word 0x92++0x01
|
|
line.word 0x00 "PIPE1TRN,PIPE1 Transaction Counter Register"
|
|
group.word 0x96++0x01
|
|
line.word 0x00 "PIPE2TRN,PIPE2 Transaction Counter Register"
|
|
group.word 0x9A++0x01
|
|
line.word 0x00 "PIPE3TRN,PIPE3 Transaction Counter Register"
|
|
group.word 0x9E++0x01
|
|
line.word 0x00 "PIPE4TRN,PIPE4 Transaction Counter Register"
|
|
group.word 0xA2++0x01
|
|
line.word 0x00 "PIPE5TRN,PIPE5 Transaction Counter Register"
|
|
group.word 0x102++0x01
|
|
line.word 0x00 "LPSTS,Low Power Status Register"
|
|
bitfld.word 0x00 14. " SUSPM ,UTMI suspendM control" "Suspended,Normal"
|
|
newline
|
|
group.long 0x160++0x03
|
|
line.long 0x00 "D0FIFOB0,D0FIFO Continuous Transfer Port Register 0"
|
|
group.long 0x164++0x03
|
|
line.long 0x00 "D0FIFOB1,D0FIFO Continuous Transfer Port Register 1"
|
|
group.long 0x168++0x03
|
|
line.long 0x00 "D0FIFOB2,D0FIFO Continuous Transfer Port Register 2"
|
|
group.long 0x16C++0x03
|
|
line.long 0x00 "D0FIFOB3,D0FIFO Continuous Transfer Port Register 3"
|
|
group.long 0x170++0x03
|
|
line.long 0x00 "D0FIFOB4,D0FIFO Continuous Transfer Port Register 4"
|
|
group.long 0x174++0x03
|
|
line.long 0x00 "D0FIFOB5,D0FIFO Continuous Transfer Port Register 5"
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "D0FIFOB6,D0FIFO Continuous Transfer Port Register 6"
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "D0FIFOB7,D0FIFO Continuous Transfer Port Register 7"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "D1FIFOB0,D1FIFO Continuous Transfer Port Register 0"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "D1FIFOB1,D1FIFO Continuous Transfer Port Register 1"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "D1FIFOB2,D1FIFO Continuous Transfer Port Register 2"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "D1FIFOB3,D1FIFO Continuous Transfer Port Register 3"
|
|
group.long 0x190++0x03
|
|
line.long 0x00 "D1FIFOB4,D1FIFO Continuous Transfer Port Register 4"
|
|
group.long 0x194++0x03
|
|
line.long 0x00 "D1FIFOB5,D1FIFO Continuous Transfer Port Register 5"
|
|
group.long 0x198++0x03
|
|
line.long 0x00 "D1FIFOB6,D1FIFO Continuous Transfer Port Register 6"
|
|
group.long 0x19C++0x03
|
|
line.long 0x00 "D1FIFOB7,D1FIFO Continuous Transfer Port Register 7"
|
|
newline
|
|
group.word 0x1A0++0x01
|
|
line.word 0x00 "PHYSET1,PHY Setting Register 1"
|
|
bitfld.word 0x00 4. " PHYVBUSIN ,Setting for VBUS input to USB PHY" "No VBUs,VBUS"
|
|
bitfld.word 0x00 3. " PHYRESET ,USB PHY reset" "Released,Asserted"
|
|
bitfld.word 0x00 2. " PHYPD ,USB PHY power-down signal" "Normal,Power-down"
|
|
bitfld.word 0x00 0.--1. " P1PORTSEL ,Port connection path select input signal" "Not driven,USB host,,USB function"
|
|
width 0x0B
|
|
tree.end
|
|
tree "SCIFA (Serial Communication Interface With FIFO)"
|
|
base ad:0xA0065000
|
|
width 6.
|
|
tree "SCI0"
|
|
hgroup.byte (0x0+0x0A)++0x00
|
|
hide.byte 0x00 "FRDR,Receive FIFO Data Register"
|
|
in
|
|
hgroup.byte (0x0+0x06)++0x00
|
|
hide.byte 0x00 "FTDR,Transmit Data Register"
|
|
in
|
|
group.word 0x0++0x01
|
|
line.word 0x00 "SMR,Serial Mode Register"
|
|
bitfld.word 0x00 7. " CM ,Communications mode" "Asynchronous,Synchronous"
|
|
bitfld.word 0x00 6. " CHR ,Character length" "8 bits,7 bits"
|
|
bitfld.word 0x00 5. " PE ,Parity enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " PM ,Parity mode" "Even,Odd"
|
|
newline
|
|
bitfld.word 0x00 3. " STOP ,Stop bit length" "1 stop bit,2 stop bits"
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK,PCLK/4,PCLK/16,PCLK/64"
|
|
if (((per.w(ad:0xA0065000+0x0))&0x80)==0x00)
|
|
group.word (0x0+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal/Input,Internal/Output,External/Input,?..."
|
|
endif
|
|
else
|
|
group.word (0x0+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal/Output,Internal/Output,External/Input,?..."
|
|
endif
|
|
endif
|
|
group.word (0x0+0x08)++0x01
|
|
line.word 0x00 "FSR,Serial Status Register"
|
|
bitfld.word 0x00 7. " ER ,Receive error " "Progress/completed,Error"
|
|
bitfld.word 0x00 6. " TEND ,Transmit end " "Not completed,Completed"
|
|
bitfld.word 0x00 5. " TDFE ,Transmit FIFO data empty " "Exceeded,Equal or less"
|
|
bitfld.word 0x00 4. " BRK ,Break detect 0: no " "Not broken,Broken"
|
|
newline
|
|
rbitfld.word 0x00 3. " FER ,Framing error specify " "Not received,Received"
|
|
rbitfld.word 0x00 2. " PER ,Parity error specify " "Not received,Received"
|
|
bitfld.word 0x00 1. " RDF ,Receive FIFO data full " "Below,Equal or greater"
|
|
bitfld.word 0x00 0. " DR ,Receive data ready " "Progress,Not received"
|
|
if (((per.w(ad:0xA0065000+0x0+0x04))&0x30)==0x00)
|
|
if (((per.w(ad:0xA0065000+0x0+0x14))&0x10)==0x00)
|
|
group.byte (0x0+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
group.byte (0x0+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
else
|
|
if (((per.w(ad:0xA0065000+0x0+0x14))&0x10)==0x00)
|
|
rgroup.byte (0x0+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
rgroup.byte (0x0+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
endif
|
|
if (((per.w(ad:0xA0065000+0x0))&0x80)==0x00)
|
|
group.word (0x0+0x0C)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,4,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
else
|
|
group.word (0x0+0xC)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,2,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0x0+0x0E)++0x01
|
|
line.word 0x00 "FDR, FIFO Data Count Register "
|
|
bitfld.word 0x00 8.--12. " T ,Indicate the quantity of non-transmitted data stored in FTDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--4. " R ,Indicate the quantity of receive data stored in FRDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word (0x0+0x10)++0x01
|
|
line.word 0x00 "SPTR, Serial Port Register "
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 7. " RTS2DT ,RTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 7. " RTS2IO ,RTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 6. " RTS2DT ,RTS# port data select" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 5. " CTS2DT ,CTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 5. " CTS2IO ,CTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 4. " CTS2DT ,CTS# port data select" "Low,High"
|
|
newline
|
|
bitfld.word 0x00 3. " SCKIO ,SCK port input/output" "Not output,Output"
|
|
bitfld.word 0x00 2. " SCKDT ,SCK port data" "Low,High"
|
|
bitfld.word 0x00 1. " SPB2IO ,Serial port break input/output" "Not output,Output"
|
|
bitfld.word 0x00 0. " SPB2DT ,Serial port break data" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
group.word (0x0+0x10)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
else
|
|
group.word (0x0+0x12)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
endif
|
|
group.byte (0x0+0x14)++0x00
|
|
line.byte 0x00 "SEMR,Serial Extended Mode Register"
|
|
bitfld.byte 0x00 7. " BGDM ,Baud rate generator double-speed mode select" "Normal mode,Double-speed"
|
|
bitfld.byte 0x00 5. " BRME ,Modulation duty enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " MDDRS ,Modulation duty register select" "BRR,MDDR"
|
|
newline
|
|
bitfld.byte 0x00 3. " DIR ,Data transfer direction select" "LSB-first,MSB-first"
|
|
bitfld.byte 0x00 2. " NFEN ,Noise cancellation enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " ABCS0 ,Asynchronous base clock select" "16 times,8 times"
|
|
group.word (0x0+0x16)++0x01
|
|
line.word 0x00 "FTCR, FIFO Trigger Control Register "
|
|
bitfld.word 0x00 15. " RTRGS ,Receive trigger select " "RTRG,RFTC"
|
|
bitfld.word 0x00 8.--12. " RFTC ,Receive FIFO data trigger number" ",1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.word 0x00 7. " TTRGS ,Transmit trigger select" "TTRG,TFTC"
|
|
bitfld.word 0x00 0.--4. " TFTC ,Transmit FIFO data trigger number" "No transmit,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
tree.end
|
|
tree "SCI1"
|
|
hgroup.byte (0x400+0x0A)++0x00
|
|
hide.byte 0x00 "FRDR,Receive FIFO Data Register"
|
|
in
|
|
hgroup.byte (0x400+0x06)++0x00
|
|
hide.byte 0x00 "FTDR,Transmit Data Register"
|
|
in
|
|
group.word 0x400++0x01
|
|
line.word 0x00 "SMR,Serial Mode Register"
|
|
bitfld.word 0x00 7. " CM ,Communications mode" "Asynchronous,Synchronous"
|
|
bitfld.word 0x00 6. " CHR ,Character length" "8 bits,7 bits"
|
|
bitfld.word 0x00 5. " PE ,Parity enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " PM ,Parity mode" "Even,Odd"
|
|
newline
|
|
bitfld.word 0x00 3. " STOP ,Stop bit length" "1 stop bit,2 stop bits"
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK,PCLK/4,PCLK/16,PCLK/64"
|
|
if (((per.w(ad:0xA0065000+0x400))&0x80)==0x00)
|
|
group.word (0x400+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal/Input,Internal/Output,External/Input,?..."
|
|
endif
|
|
else
|
|
group.word (0x400+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal/Output,Internal/Output,External/Input,?..."
|
|
endif
|
|
endif
|
|
group.word (0x400+0x08)++0x01
|
|
line.word 0x00 "FSR,Serial Status Register"
|
|
bitfld.word 0x00 7. " ER ,Receive error " "Progress/completed,Error"
|
|
bitfld.word 0x00 6. " TEND ,Transmit end " "Not completed,Completed"
|
|
bitfld.word 0x00 5. " TDFE ,Transmit FIFO data empty " "Exceeded,Equal or less"
|
|
bitfld.word 0x00 4. " BRK ,Break detect 0: no " "Not broken,Broken"
|
|
newline
|
|
rbitfld.word 0x00 3. " FER ,Framing error specify " "Not received,Received"
|
|
rbitfld.word 0x00 2. " PER ,Parity error specify " "Not received,Received"
|
|
bitfld.word 0x00 1. " RDF ,Receive FIFO data full " "Below,Equal or greater"
|
|
bitfld.word 0x00 0. " DR ,Receive data ready " "Progress,Not received"
|
|
if (((per.w(ad:0xA0065000+0x400+0x04))&0x30)==0x00)
|
|
if (((per.w(ad:0xA0065000+0x400+0x14))&0x10)==0x00)
|
|
group.byte (0x400+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
group.byte (0x400+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
else
|
|
if (((per.w(ad:0xA0065000+0x400+0x14))&0x10)==0x00)
|
|
rgroup.byte (0x400+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
rgroup.byte (0x400+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
endif
|
|
if (((per.w(ad:0xA0065000+0x400))&0x80)==0x00)
|
|
group.word (0x400+0x0C)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,4,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
else
|
|
group.word (0x400+0xC)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,2,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0x400+0x0E)++0x01
|
|
line.word 0x00 "FDR, FIFO Data Count Register "
|
|
bitfld.word 0x00 8.--12. " T ,Indicate the quantity of non-transmitted data stored in FTDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--4. " R ,Indicate the quantity of receive data stored in FRDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word (0x400+0x10)++0x01
|
|
line.word 0x00 "SPTR, Serial Port Register "
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 7. " RTS2DT ,RTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 7. " RTS2IO ,RTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 6. " RTS2DT ,RTS# port data select" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 5. " CTS2DT ,CTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 5. " CTS2IO ,CTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 4. " CTS2DT ,CTS# port data select" "Low,High"
|
|
newline
|
|
bitfld.word 0x00 3. " SCKIO ,SCK port input/output" "Not output,Output"
|
|
bitfld.word 0x00 2. " SCKDT ,SCK port data" "Low,High"
|
|
bitfld.word 0x00 1. " SPB2IO ,Serial port break input/output" "Not output,Output"
|
|
bitfld.word 0x00 0. " SPB2DT ,Serial port break data" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
group.word (0x400+0x10)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
else
|
|
group.word (0x400+0x12)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
endif
|
|
group.byte (0x400+0x14)++0x00
|
|
line.byte 0x00 "SEMR,Serial Extended Mode Register"
|
|
bitfld.byte 0x00 7. " BGDM ,Baud rate generator double-speed mode select" "Normal mode,Double-speed"
|
|
bitfld.byte 0x00 5. " BRME ,Modulation duty enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " MDDRS ,Modulation duty register select" "BRR,MDDR"
|
|
newline
|
|
bitfld.byte 0x00 3. " DIR ,Data transfer direction select" "LSB-first,MSB-first"
|
|
bitfld.byte 0x00 2. " NFEN ,Noise cancellation enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " ABCS0 ,Asynchronous base clock select" "16 times,8 times"
|
|
group.word (0x400+0x16)++0x01
|
|
line.word 0x00 "FTCR, FIFO Trigger Control Register "
|
|
bitfld.word 0x00 15. " RTRGS ,Receive trigger select " "RTRG,RFTC"
|
|
bitfld.word 0x00 8.--12. " RFTC ,Receive FIFO data trigger number" ",1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.word 0x00 7. " TTRGS ,Transmit trigger select" "TTRG,TFTC"
|
|
bitfld.word 0x00 0.--4. " TFTC ,Transmit FIFO data trigger number" "No transmit,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
tree.end
|
|
tree "SCI2"
|
|
hgroup.byte (0x800+0x0A)++0x00
|
|
hide.byte 0x00 "FRDR,Receive FIFO Data Register"
|
|
in
|
|
hgroup.byte (0x800+0x06)++0x00
|
|
hide.byte 0x00 "FTDR,Transmit Data Register"
|
|
in
|
|
group.word 0x800++0x01
|
|
line.word 0x00 "SMR,Serial Mode Register"
|
|
bitfld.word 0x00 7. " CM ,Communications mode" "Asynchronous,Synchronous"
|
|
bitfld.word 0x00 6. " CHR ,Character length" "8 bits,7 bits"
|
|
bitfld.word 0x00 5. " PE ,Parity enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " PM ,Parity mode" "Even,Odd"
|
|
newline
|
|
bitfld.word 0x00 3. " STOP ,Stop bit length" "1 stop bit,2 stop bits"
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK,PCLK/4,PCLK/16,PCLK/64"
|
|
if (((per.w(ad:0xA0065000+0x800))&0x80)==0x00)
|
|
group.word (0x800+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal/Input,Internal/Output,External/Input,?..."
|
|
endif
|
|
else
|
|
group.word (0x800+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal/Output,Internal/Output,External/Input,?..."
|
|
endif
|
|
endif
|
|
group.word (0x800+0x08)++0x01
|
|
line.word 0x00 "FSR,Serial Status Register"
|
|
bitfld.word 0x00 7. " ER ,Receive error " "Progress/completed,Error"
|
|
bitfld.word 0x00 6. " TEND ,Transmit end " "Not completed,Completed"
|
|
bitfld.word 0x00 5. " TDFE ,Transmit FIFO data empty " "Exceeded,Equal or less"
|
|
bitfld.word 0x00 4. " BRK ,Break detect 0: no " "Not broken,Broken"
|
|
newline
|
|
rbitfld.word 0x00 3. " FER ,Framing error specify " "Not received,Received"
|
|
rbitfld.word 0x00 2. " PER ,Parity error specify " "Not received,Received"
|
|
bitfld.word 0x00 1. " RDF ,Receive FIFO data full " "Below,Equal or greater"
|
|
bitfld.word 0x00 0. " DR ,Receive data ready " "Progress,Not received"
|
|
if (((per.w(ad:0xA0065000+0x800+0x04))&0x30)==0x00)
|
|
if (((per.w(ad:0xA0065000+0x800+0x14))&0x10)==0x00)
|
|
group.byte (0x800+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
group.byte (0x800+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
else
|
|
if (((per.w(ad:0xA0065000+0x800+0x14))&0x10)==0x00)
|
|
rgroup.byte (0x800+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
rgroup.byte (0x800+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
endif
|
|
if (((per.w(ad:0xA0065000+0x800))&0x80)==0x00)
|
|
group.word (0x800+0x0C)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,4,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
else
|
|
group.word (0x800+0xC)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,2,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0x800+0x0E)++0x01
|
|
line.word 0x00 "FDR, FIFO Data Count Register "
|
|
bitfld.word 0x00 8.--12. " T ,Indicate the quantity of non-transmitted data stored in FTDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--4. " R ,Indicate the quantity of receive data stored in FRDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word (0x800+0x10)++0x01
|
|
line.word 0x00 "SPTR, Serial Port Register "
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 7. " RTS2DT ,RTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 7. " RTS2IO ,RTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 6. " RTS2DT ,RTS# port data select" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 5. " CTS2DT ,CTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 5. " CTS2IO ,CTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 4. " CTS2DT ,CTS# port data select" "Low,High"
|
|
newline
|
|
bitfld.word 0x00 3. " SCKIO ,SCK port input/output" "Not output,Output"
|
|
bitfld.word 0x00 2. " SCKDT ,SCK port data" "Low,High"
|
|
bitfld.word 0x00 1. " SPB2IO ,Serial port break input/output" "Not output,Output"
|
|
bitfld.word 0x00 0. " SPB2DT ,Serial port break data" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
group.word (0x800+0x10)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
else
|
|
group.word (0x800+0x12)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
endif
|
|
group.byte (0x800+0x14)++0x00
|
|
line.byte 0x00 "SEMR,Serial Extended Mode Register"
|
|
bitfld.byte 0x00 7. " BGDM ,Baud rate generator double-speed mode select" "Normal mode,Double-speed"
|
|
bitfld.byte 0x00 5. " BRME ,Modulation duty enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " MDDRS ,Modulation duty register select" "BRR,MDDR"
|
|
newline
|
|
bitfld.byte 0x00 3. " DIR ,Data transfer direction select" "LSB-first,MSB-first"
|
|
bitfld.byte 0x00 2. " NFEN ,Noise cancellation enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " ABCS0 ,Asynchronous base clock select" "16 times,8 times"
|
|
group.word (0x800+0x16)++0x01
|
|
line.word 0x00 "FTCR, FIFO Trigger Control Register "
|
|
bitfld.word 0x00 15. " RTRGS ,Receive trigger select " "RTRG,RFTC"
|
|
bitfld.word 0x00 8.--12. " RFTC ,Receive FIFO data trigger number" ",1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.word 0x00 7. " TTRGS ,Transmit trigger select" "TTRG,TFTC"
|
|
bitfld.word 0x00 0.--4. " TFTC ,Transmit FIFO data trigger number" "No transmit,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
tree.end
|
|
tree "SCI3"
|
|
hgroup.byte (0xC00+0x0A)++0x00
|
|
hide.byte 0x00 "FRDR,Receive FIFO Data Register"
|
|
in
|
|
hgroup.byte (0xC00+0x06)++0x00
|
|
hide.byte 0x00 "FTDR,Transmit Data Register"
|
|
in
|
|
group.word 0xC00++0x01
|
|
line.word 0x00 "SMR,Serial Mode Register"
|
|
bitfld.word 0x00 7. " CM ,Communications mode" "Asynchronous,Synchronous"
|
|
bitfld.word 0x00 6. " CHR ,Character length" "8 bits,7 bits"
|
|
bitfld.word 0x00 5. " PE ,Parity enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " PM ,Parity mode" "Even,Odd"
|
|
newline
|
|
bitfld.word 0x00 3. " STOP ,Stop bit length" "1 stop bit,2 stop bits"
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK,PCLK/4,PCLK/16,PCLK/64"
|
|
if (((per.w(ad:0xA0065000+0xC00))&0x80)==0x00)
|
|
group.word (0xC00+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal/Input,Internal/Output,External/Input,?..."
|
|
endif
|
|
else
|
|
group.word (0xC00+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal/Output,Internal/Output,External/Input,?..."
|
|
endif
|
|
endif
|
|
group.word (0xC00+0x08)++0x01
|
|
line.word 0x00 "FSR,Serial Status Register"
|
|
bitfld.word 0x00 7. " ER ,Receive error " "Progress/completed,Error"
|
|
bitfld.word 0x00 6. " TEND ,Transmit end " "Not completed,Completed"
|
|
bitfld.word 0x00 5. " TDFE ,Transmit FIFO data empty " "Exceeded,Equal or less"
|
|
bitfld.word 0x00 4. " BRK ,Break detect 0: no " "Not broken,Broken"
|
|
newline
|
|
rbitfld.word 0x00 3. " FER ,Framing error specify " "Not received,Received"
|
|
rbitfld.word 0x00 2. " PER ,Parity error specify " "Not received,Received"
|
|
bitfld.word 0x00 1. " RDF ,Receive FIFO data full " "Below,Equal or greater"
|
|
bitfld.word 0x00 0. " DR ,Receive data ready " "Progress,Not received"
|
|
if (((per.w(ad:0xA0065000+0xC00+0x04))&0x30)==0x00)
|
|
if (((per.w(ad:0xA0065000+0xC00+0x14))&0x10)==0x00)
|
|
group.byte (0xC00+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
group.byte (0xC00+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
else
|
|
if (((per.w(ad:0xA0065000+0xC00+0x14))&0x10)==0x00)
|
|
rgroup.byte (0xC00+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
rgroup.byte (0xC00+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
endif
|
|
if (((per.w(ad:0xA0065000+0xC00))&0x80)==0x00)
|
|
group.word (0xC00+0x0C)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,4,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
else
|
|
group.word (0xC00+0xC)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,2,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0xC00+0x0E)++0x01
|
|
line.word 0x00 "FDR, FIFO Data Count Register "
|
|
bitfld.word 0x00 8.--12. " T ,Indicate the quantity of non-transmitted data stored in FTDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--4. " R ,Indicate the quantity of receive data stored in FRDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word (0xC00+0x10)++0x01
|
|
line.word 0x00 "SPTR, Serial Port Register "
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 7. " RTS2DT ,RTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 7. " RTS2IO ,RTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 6. " RTS2DT ,RTS# port data select" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 5. " CTS2DT ,CTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 5. " CTS2IO ,CTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 4. " CTS2DT ,CTS# port data select" "Low,High"
|
|
newline
|
|
bitfld.word 0x00 3. " SCKIO ,SCK port input/output" "Not output,Output"
|
|
bitfld.word 0x00 2. " SCKDT ,SCK port data" "Low,High"
|
|
bitfld.word 0x00 1. " SPB2IO ,Serial port break input/output" "Not output,Output"
|
|
bitfld.word 0x00 0. " SPB2DT ,Serial port break data" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
group.word (0xC00+0x10)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
else
|
|
group.word (0xC00+0x12)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
endif
|
|
group.byte (0xC00+0x14)++0x00
|
|
line.byte 0x00 "SEMR,Serial Extended Mode Register"
|
|
bitfld.byte 0x00 7. " BGDM ,Baud rate generator double-speed mode select" "Normal mode,Double-speed"
|
|
bitfld.byte 0x00 5. " BRME ,Modulation duty enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " MDDRS ,Modulation duty register select" "BRR,MDDR"
|
|
newline
|
|
bitfld.byte 0x00 3. " DIR ,Data transfer direction select" "LSB-first,MSB-first"
|
|
bitfld.byte 0x00 2. " NFEN ,Noise cancellation enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " ABCS0 ,Asynchronous base clock select" "16 times,8 times"
|
|
group.word (0xC00+0x16)++0x01
|
|
line.word 0x00 "FTCR, FIFO Trigger Control Register "
|
|
bitfld.word 0x00 15. " RTRGS ,Receive trigger select " "RTRG,RFTC"
|
|
bitfld.word 0x00 8.--12. " RFTC ,Receive FIFO data trigger number" ",1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.word 0x00 7. " TTRGS ,Transmit trigger select" "TTRG,TFTC"
|
|
bitfld.word 0x00 0.--4. " TFTC ,Transmit FIFO data trigger number" "No transmit,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
tree.end
|
|
tree "SCI4"
|
|
hgroup.byte (0x1000+0x0A)++0x00
|
|
hide.byte 0x00 "FRDR,Receive FIFO Data Register"
|
|
in
|
|
hgroup.byte (0x1000+0x06)++0x00
|
|
hide.byte 0x00 "FTDR,Transmit Data Register"
|
|
in
|
|
group.word 0x1000++0x01
|
|
line.word 0x00 "SMR,Serial Mode Register"
|
|
bitfld.word 0x00 7. " CM ,Communications mode" "Asynchronous,Synchronous"
|
|
bitfld.word 0x00 6. " CHR ,Character length" "8 bits,7 bits"
|
|
bitfld.word 0x00 5. " PE ,Parity enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " PM ,Parity mode" "Even,Odd"
|
|
newline
|
|
bitfld.word 0x00 3. " STOP ,Stop bit length" "1 stop bit,2 stop bits"
|
|
bitfld.word 0x00 0.--1. " CKS ,Clock select" "PCLK,PCLK/4,PCLK/16,PCLK/64"
|
|
if (((per.w(ad:0xA0065000+0x1000))&0x80)==0x00)
|
|
group.word (0x1000+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for input/output]" "Internal/Input,Internal/Output,External/Input,?..."
|
|
endif
|
|
else
|
|
group.word (0x1000+0x04)++0x01
|
|
line.word 0x00 "SCR,Serial Control Register "
|
|
bitfld.word 0x00 7. " TIE ,Transmit interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 6. " RIE ,Receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 5. " TE ,Transmit enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 4. " RE ,Receive enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 3. " REIE ,Receive error interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 2. " TEIE ,Transmit end interrupt enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal clock,Internal clock,External clock,?..."
|
|
else
|
|
bitfld.word 0x00 0.--1. " CKE ,Clock enable [SCK pin is used for synchronous clock output/input]" "Internal/Output,Internal/Output,External/Input,?..."
|
|
endif
|
|
endif
|
|
group.word (0x1000+0x08)++0x01
|
|
line.word 0x00 "FSR,Serial Status Register"
|
|
bitfld.word 0x00 7. " ER ,Receive error " "Progress/completed,Error"
|
|
bitfld.word 0x00 6. " TEND ,Transmit end " "Not completed,Completed"
|
|
bitfld.word 0x00 5. " TDFE ,Transmit FIFO data empty " "Exceeded,Equal or less"
|
|
bitfld.word 0x00 4. " BRK ,Break detect 0: no " "Not broken,Broken"
|
|
newline
|
|
rbitfld.word 0x00 3. " FER ,Framing error specify " "Not received,Received"
|
|
rbitfld.word 0x00 2. " PER ,Parity error specify " "Not received,Received"
|
|
bitfld.word 0x00 1. " RDF ,Receive FIFO data full " "Below,Equal or greater"
|
|
bitfld.word 0x00 0. " DR ,Receive data ready " "Progress,Not received"
|
|
if (((per.w(ad:0xA0065000+0x1000+0x04))&0x30)==0x00)
|
|
if (((per.w(ad:0xA0065000+0x1000+0x14))&0x10)==0x00)
|
|
group.byte (0x1000+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
group.byte (0x1000+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
else
|
|
if (((per.w(ad:0xA0065000+0x1000+0x14))&0x10)==0x00)
|
|
rgroup.byte (0x1000+0x02)++0x00
|
|
line.byte 0x00 "BRR,Bit Rate Register"
|
|
else
|
|
rgroup.byte (0x1000+0x2)++0x00
|
|
line.byte 0x00 "MDDR,Modulation Duty Register"
|
|
endif
|
|
endif
|
|
if (((per.w(ad:0xA0065000+0x1000))&0x80)==0x00)
|
|
group.word (0x1000+0x0C)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,4,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
else
|
|
group.word (0x1000+0xC)++0x01
|
|
line.word 0x00 "FCR,FIFO Control Register"
|
|
bitfld.word 0x00 8.--10. " RSTRG ,RTS# output active trigger number select " "15,1,4,6,8,10,12,14"
|
|
bitfld.word 0x00 6.--7. " RTRG ,Receive FIFO data trigger number " "1,2,8,14"
|
|
bitfld.word 0x00 4.--5. " TTRG ,Transmit FIFO data trigger number " "8,4,2,0"
|
|
bitfld.word 0x00 3. " MCE ,Modem control enable " "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 2. " TFRST ,Transmit FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 1. " RFRST ,Receive FIFO data register reset " "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " LOOP ,Loop-back test " "Disabled,Enabled"
|
|
endif
|
|
rgroup.word (0x1000+0x0E)++0x01
|
|
line.word 0x00 "FDR, FIFO Data Count Register "
|
|
bitfld.word 0x00 8.--12. " T ,Indicate the quantity of non-transmitted data stored in FTDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.word 0x00 0.--4. " R ,Indicate the quantity of receive data stored in FRDR" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
group.word (0x1000+0x10)++0x01
|
|
line.word 0x00 "SPTR, Serial Port Register "
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 7. " RTS2DT ,RTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 7. " RTS2IO ,RTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 6. " RTS2DT ,RTS# port data select" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.word 0x00 5. " CTS2DT ,CTS# port output specify" "Low,High"
|
|
else
|
|
bitfld.word 0x00 5. " CTS2IO ,CTS# port output specify" "Low,High"
|
|
endif
|
|
bitfld.word 0x00 4. " CTS2DT ,CTS# port data select" "Low,High"
|
|
newline
|
|
bitfld.word 0x00 3. " SCKIO ,SCK port input/output" "Not output,Output"
|
|
bitfld.word 0x00 2. " SCKDT ,SCK port data" "Low,High"
|
|
bitfld.word 0x00 1. " SPB2IO ,Serial port break input/output" "Not output,Output"
|
|
bitfld.word 0x00 0. " SPB2DT ,Serial port break data" "Low,High"
|
|
sif !cpuis("R7S91*")
|
|
group.word (0x1000+0x10)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
else
|
|
group.word (0x1000+0x12)++0x01
|
|
line.word 0x00 "LSR, Line Status Register "
|
|
rbitfld.word 0x00 8.--11. " PER ,Parity error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rbitfld.word 0x00 2.--5. " FER ,Framing error count" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.word 0x00 0. " ORER ,Overrun error" "No error,Error"
|
|
endif
|
|
group.byte (0x1000+0x14)++0x00
|
|
line.byte 0x00 "SEMR,Serial Extended Mode Register"
|
|
bitfld.byte 0x00 7. " BGDM ,Baud rate generator double-speed mode select" "Normal mode,Double-speed"
|
|
bitfld.byte 0x00 5. " BRME ,Modulation duty enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " MDDRS ,Modulation duty register select" "BRR,MDDR"
|
|
newline
|
|
bitfld.byte 0x00 3. " DIR ,Data transfer direction select" "LSB-first,MSB-first"
|
|
bitfld.byte 0x00 2. " NFEN ,Noise cancellation enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " ABCS0 ,Asynchronous base clock select" "16 times,8 times"
|
|
group.word (0x1000+0x16)++0x01
|
|
line.word 0x00 "FTCR, FIFO Trigger Control Register "
|
|
bitfld.word 0x00 15. " RTRGS ,Receive trigger select " "RTRG,RFTC"
|
|
bitfld.word 0x00 8.--12. " RFTC ,Receive FIFO data trigger number" ",1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,?..."
|
|
bitfld.word 0x00 7. " TTRGS ,Transmit trigger select" "TTRG,TFTC"
|
|
bitfld.word 0x00 0.--4. " TFTC ,Transmit FIFO data trigger number" "No transmit,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree.open "RIICa (I2C Bus Interface)"
|
|
base ad:0xA0080900
|
|
tree "RIIC0"
|
|
width 7.
|
|
group.byte 0x00++0x02
|
|
line.byte 0x00 "ICCR1,I2C Bus Control Register 1"
|
|
bitfld.byte 0x00 7. " ICE ,I2C bus interface enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " IICRST ,I2C bus interface internal reset" "No reset,Reset"
|
|
bitfld.byte 0x00 5. " CLO ,Extra SCL clock cycle output" "Disabled,Enabled"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x00 4. " SOWP ,SCLO/SDAO write protect" "Not protected,Protected"
|
|
newline
|
|
bitfld.byte 0x00 3. " SCLO ,SCL output control/monitor" "Driven,Released"
|
|
bitfld.byte 0x00 2. " SDAO ,SDA output control/monitor" "Driven,Released"
|
|
rbitfld.byte 0x00 1. " SCLI ,SCL bus input monitor" "Low level,High level"
|
|
rbitfld.byte 0x00 0. " SDAI ,SDA bus input monitor" "Low level,High level"
|
|
else
|
|
bitfld.byte 0x00 4. " SOWP ,SCLO/SDAO write protect" "Not allowed,Allowed"
|
|
newline
|
|
bitfld.byte 0x00 3. " SCLO ,SCL output control" "Low level,High impedance"
|
|
bitfld.byte 0x00 2. " SDAO ,SDA output control" "Low level,High impedance"
|
|
bitfld.byte 0x00 1. " SCLI ,SCL bus input monitor" "Low level,High level"
|
|
bitfld.byte 0x00 0. " SDAI ,SDA bus input monitor" "Low level,High level"
|
|
endif
|
|
line.byte 0x01 "ICCR2,I2C Bus Control Register 2"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x01 7. " BBSY ,Bus busy detection flag" "Not busy,Busy"
|
|
else
|
|
bitfld.byte 0x01 7. " BBSY ,Bus busy detection flag" "Not busy,Busy"
|
|
endif
|
|
bitfld.byte 0x01 6. " MST ,Master/slave mode" "Slave,Master"
|
|
bitfld.byte 0x01 5. " TRS ,Transmit/receive mode" "Receive,Transmit"
|
|
bitfld.byte 0x01 3. " SP ,Stop condition issuance request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x01 2. " RS ,Restart condition issuance request" "Not requested,Requested"
|
|
bitfld.byte 0x01 1. " ST ,Start condition issuance request" "Not requested,Requested"
|
|
line.byte 0x02 "ICMR1,I2C Bus Mode Register 1"
|
|
bitfld.byte 0x02 7. " MTWP ,MST/TRS write protect" "Protected,Not protected"
|
|
bitfld.byte 0x02 4.--6. " CKS ,Internal reference clock selection" "PCLK/1,PCLK/2,PCLK/4,PCLK/8,PCLK/16,PCLK/32,PCLK/64,PCLK/128"
|
|
bitfld.byte 0x02 3. " BCWP ,BC write protect" "Not protected,Protected"
|
|
bitfld.byte 0x02 0.--2. " BC ,Bit counter" "9 bits,2 bits,3 bits,4 bits,5 bits,6 bits,7 bits,8 bits"
|
|
if (((per.b(ad:0xA0080900+(0x00+0x03)))&0x80)==0x00)
|
|
group.byte (0x00+0x03)++0x00
|
|
line.byte 0x00 "ICMR2,I2C Bus Mode Register 2"
|
|
bitfld.byte 0x00 7. " DLCS ,SDA output delay clock source selection" "Ref clk,Ref clk/2"
|
|
bitfld.byte 0x00 4.--6. " SDDL ,SDA output delay counter" "No output delay,1 cycles,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,7 cycles"
|
|
bitfld.byte 0x00 2. " TMOH ,Timeout H count control" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMOL ,Timeout L count control" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMOS ,Timeout detection time selection" "Long mode,Short mode"
|
|
else
|
|
group.byte (0x00+0x03)++0x00
|
|
line.byte 0x00 "ICMR2,I2C Bus Mode Register 2"
|
|
bitfld.byte 0x00 7. " DLCS ,SDA output delay clock source selection" "Ref clk,Ref clk/2"
|
|
bitfld.byte 0x00 4.--6. " SDDL ,SDA output delay counter" "No output delay,1 or 2 cycles,3 or 4 cycles,5 or 6 cycles,7 or 8 cycles,9 or 10 cycles,11 or 12 cycles,13 or 14 cycles"
|
|
bitfld.byte 0x00 2. " TMOH ,Timeout H count control" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMOL ,Timeout L count control" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMOS ,Timeout detection time selection" "Long mode,Short mode"
|
|
endif
|
|
if (((per.b(ad:0xA0080900+(0x00+0x01)))&0x20)==0x00)
|
|
group.byte (0x00+0x04)++0x00
|
|
line.byte 0x00 "ICMR3,I2C Bus Mode Register 3"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 7. " SMBS ,SMBus/I2C bus selection" "I2C bus,SMBus"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x00 6. " WAIT ,Wait" "No Wait,Wait"
|
|
bitfld.byte 0x00 5. " RDRFS ,RDRF flag set timing selection [SCL clock cycle]" "9th,8th"
|
|
bitfld.byte 0x00 4. " ACKWP ,ACKBT write protect" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 3. " ACKBT ,Transmit acknowledge" "ACK,NACK"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x00 2. " ACKBR ,Receive acknowledge" "ACK,NACK"
|
|
else
|
|
bitfld.byte 0x00 2. " ACKBR ,Receive acknowledge" "ACK,NACK"
|
|
endif
|
|
bitfld.byte 0x00 0.--1. " NF ,Noise filter stage selection" "Single-stage,2-stage,3-stage,4-stage"
|
|
else
|
|
group.byte (0x00+0x04)++0x00
|
|
line.byte 0x00 "ICMR3,I2C Bus Mode Register 3"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 7. " SMBS ,SMBus/I2C bus selection" "I2C bus,SMBus"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x00 4. " ACKWP ,ACKBT write protect" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " ACKBT ,Transmit acknowledge" "ACK,NACK"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x00 2. " ACKBR ,Receive acknowledge" "ACK,NACK"
|
|
else
|
|
bitfld.byte 0x00 2. " ACKBR ,Receive acknowledge" "ACK,NACK"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x00 0.--1. " NF ,Noise filter stage selection" "Single-stage,2-stage,3-stage,4-stage"
|
|
endif
|
|
group.byte (0x00+0x05)++0x04
|
|
line.byte 0x00 "ICFER,I2C Bus Function Enable Register"
|
|
sif cpuis("RX62T*")||cpuis("R7S91*")
|
|
bitfld.byte 0x00 6. " SCLE ,SCL synchronous circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " NFE ,Digital noise filter circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " NACKE ,NACK reception transfer suspension enable" "Disabled,Enabled"
|
|
elif cpuis("RX630")||cpuis("RX64M")
|
|
bitfld.byte 0x00 7. " FMPE ,Fast-mode plus enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " SCLE ,SCL synchronous circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " NFE ,Digital noise filter circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " NACKE ,NACK reception transfer suspension enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 7. " FMPE ,Fast-mode plus enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " SCLE ,SCL synchronous circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " NFE ,Digital noise filter circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " NACKE ,NACK reception transfer suspension enable" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x00 3. " SALE ,Slave arbitration lost detection enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NALE ,NACK transmission arbitration lost detection enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " MALE ,Master arbitration lost detection enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TMOE ,Timeout detection function enable" "Disabled,Enabled"
|
|
line.byte 0x01 "ICSER,I2C Bus Status Enable Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x01 7. " HOAE ,Host address enable" "Disabled,Enabled"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x01 5. " DIDE ,Device-ID address detection enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x01 3. " GCAE ,General call address enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 2. " SAR2E ,Slave address register 2 enable (SARL2,SARU2)" "Disabled,Enabled"
|
|
bitfld.byte 0x01 1. " SAR1E ,Slave address register 1 enable (SARL1,SARU1)" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " SAR0E ,Slave address register 0 enable (SARL0,SARU0)" "Disabled,Enabled"
|
|
line.byte 0x02 "ICIER,I2C Bus Interrupt Enable Register"
|
|
bitfld.byte 0x02 7. " TIE ,Transmit data empty interrupt enable (ICTXI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 6. " TEIE ,Transmit end interrupt enable (ICTEI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 5. " RIE ,Receive data full interrupt enable (ICRXI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 4. " NAKIE ,NACK reception interrupt enable (NAKI)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x02 3. " SPIE ,Stop condition detection interrupt enable (SPI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 2. " STIE ,Start condition detection interrupt enable (STI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 1. " ALIE ,Arbitration lost interrupt enable (ALI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 0. " TMOIE ,Timeout interrupt enable (TMOI)" "Disabled,Enabled"
|
|
line.byte 0x03 "ICSR1,I2C Bus Status Register 1"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x03 7. " HOA ,Host address detection flag" "Not detected,Detected"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x03 5. " DID ,Device-ID command detection flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.byte 0x03 3. " GCA ,General call address detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x03 2. " AAS2 ,Slave address 2 detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x03 1. " AAS1 ,Slave address 1 detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x03 0. " AAS0 ,Slave address 0 detection flag" "Not detected,Detected"
|
|
line.byte 0x04 "ICSR2,I2C Bus Status Register 2"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x04 7. " TDRE ,Transmit data empty flag" "Not empty,Empty"
|
|
else
|
|
bitfld.byte 0x04 7. " TDRE ,Transmit data empty flag" "Not empty,Empty"
|
|
endif
|
|
bitfld.byte 0x04 6. " TEND ,Transmit end flag" "Not ended,Ended"
|
|
bitfld.byte 0x04 5. " RDRF ,Receive data full flag" "Not fully,Fully"
|
|
bitfld.byte 0x04 4. " NACKF ,NACK detection flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.byte 0x04 3. " STOP ,Stop condition detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x04 2. " START ,Start condition detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x04 1. " AL ,Arbitration lost flag" "Not lost,Lost"
|
|
bitfld.byte 0x04 0. " TMOF ,Timeout detection flag" "Not detected,Detected"
|
|
tree "Slave Address Registers"
|
|
if (((per.b(ad:0xA0080900+(0xA+0x01)))&0x1)==0x00)
|
|
group.byte 0xA++0x00
|
|
line.byte 0x00 "SARL0,Slave Address Register L0"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,7-Bit address"
|
|
group.byte (0xA+0x01)++0x00
|
|
line.byte 0x00 "SARU0,Slave Address Register U0"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
else
|
|
group.byte 0xA++0x00
|
|
line.byte 0x00 "SARL0,Slave Address Register L0"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,10-Bit address lower bits"
|
|
bitfld.byte 0x00 0. " SVA0 ,10-Bit Address LSB" "0,1"
|
|
group.byte (0xA+0x01)++0x00
|
|
line.byte 0x00 "SARU0,Slave Address Register U0"
|
|
bitfld.byte 0x00 1.--2. " SVA ,10-Bit address upper bits" "0,1,2,3"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
endif
|
|
if (((per.b(ad:0xA0080900+(0xC+0x01)))&0x1)==0x00)
|
|
group.byte 0xC++0x00
|
|
line.byte 0x00 "SARL1,Slave Address Register L1"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,7-Bit address"
|
|
group.byte (0xC+0x01)++0x00
|
|
line.byte 0x00 "SARU1,Slave Address Register U1"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
else
|
|
group.byte 0xC++0x00
|
|
line.byte 0x00 "SARL1,Slave Address Register L1"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,10-Bit address lower bits"
|
|
bitfld.byte 0x00 0. " SVA0 ,10-Bit Address LSB" "0,1"
|
|
group.byte (0xC+0x01)++0x00
|
|
line.byte 0x00 "SARU1,Slave Address Register U1"
|
|
bitfld.byte 0x00 1.--2. " SVA ,10-Bit address upper bits" "0,1,2,3"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
endif
|
|
if (((per.b(ad:0xA0080900+(0xE+0x01)))&0x1)==0x00)
|
|
group.byte 0xE++0x00
|
|
line.byte 0x00 "SARL2,Slave Address Register L2"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,7-Bit address"
|
|
group.byte (0xE+0x01)++0x00
|
|
line.byte 0x00 "SARU2,Slave Address Register U2"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
else
|
|
group.byte 0xE++0x00
|
|
line.byte 0x00 "SARL2,Slave Address Register L2"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,10-Bit address lower bits"
|
|
bitfld.byte 0x00 0. " SVA0 ,10-Bit Address LSB" "0,1"
|
|
group.byte (0xE+0x01)++0x00
|
|
line.byte 0x00 "SARU2,Slave Address Register U2"
|
|
bitfld.byte 0x00 1.--2. " SVA ,10-Bit address upper bits" "0,1,2,3"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
endif
|
|
tree.end
|
|
newline
|
|
group.byte (0x00+0x10)++0x02
|
|
line.byte 0x00 "ICBRL,I2C Bus Bit Rate Low-Level Register"
|
|
bitfld.byte 0x00 0.--4. " BRL ,Bit rate low-level period" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
line.byte 0x01 "ICBRH,I2C Bus Bit Rate High-Level Register"
|
|
bitfld.byte 0x01 0.--4. " BRH ,High-level period of SCL clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
line.byte 0x02 "ICDRT,I2C Bus Transmit Data Register"
|
|
hgroup.byte (0x00+0x13)++0x00
|
|
hide.byte 0x00 "ICDRR,I2C Bus Receive Data Register"
|
|
in
|
|
width 0x0B
|
|
tree.end
|
|
tree "RIIC1"
|
|
width 7.
|
|
group.byte 0x40++0x02
|
|
line.byte 0x00 "ICCR1,I2C Bus Control Register 1"
|
|
bitfld.byte 0x00 7. " ICE ,I2C bus interface enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " IICRST ,I2C bus interface internal reset" "No reset,Reset"
|
|
bitfld.byte 0x00 5. " CLO ,Extra SCL clock cycle output" "Disabled,Enabled"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x00 4. " SOWP ,SCLO/SDAO write protect" "Not protected,Protected"
|
|
newline
|
|
bitfld.byte 0x00 3. " SCLO ,SCL output control/monitor" "Driven,Released"
|
|
bitfld.byte 0x00 2. " SDAO ,SDA output control/monitor" "Driven,Released"
|
|
rbitfld.byte 0x00 1. " SCLI ,SCL bus input monitor" "Low level,High level"
|
|
rbitfld.byte 0x00 0. " SDAI ,SDA bus input monitor" "Low level,High level"
|
|
else
|
|
bitfld.byte 0x00 4. " SOWP ,SCLO/SDAO write protect" "Not allowed,Allowed"
|
|
newline
|
|
bitfld.byte 0x00 3. " SCLO ,SCL output control" "Low level,High impedance"
|
|
bitfld.byte 0x00 2. " SDAO ,SDA output control" "Low level,High impedance"
|
|
bitfld.byte 0x00 1. " SCLI ,SCL bus input monitor" "Low level,High level"
|
|
bitfld.byte 0x00 0. " SDAI ,SDA bus input monitor" "Low level,High level"
|
|
endif
|
|
line.byte 0x01 "ICCR2,I2C Bus Control Register 2"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x01 7. " BBSY ,Bus busy detection flag" "Not busy,Busy"
|
|
else
|
|
bitfld.byte 0x01 7. " BBSY ,Bus busy detection flag" "Not busy,Busy"
|
|
endif
|
|
bitfld.byte 0x01 6. " MST ,Master/slave mode" "Slave,Master"
|
|
bitfld.byte 0x01 5. " TRS ,Transmit/receive mode" "Receive,Transmit"
|
|
bitfld.byte 0x01 3. " SP ,Stop condition issuance request" "Not requested,Requested"
|
|
newline
|
|
bitfld.byte 0x01 2. " RS ,Restart condition issuance request" "Not requested,Requested"
|
|
bitfld.byte 0x01 1. " ST ,Start condition issuance request" "Not requested,Requested"
|
|
line.byte 0x02 "ICMR1,I2C Bus Mode Register 1"
|
|
bitfld.byte 0x02 7. " MTWP ,MST/TRS write protect" "Protected,Not protected"
|
|
bitfld.byte 0x02 4.--6. " CKS ,Internal reference clock selection" "PCLK/1,PCLK/2,PCLK/4,PCLK/8,PCLK/16,PCLK/32,PCLK/64,PCLK/128"
|
|
bitfld.byte 0x02 3. " BCWP ,BC write protect" "Not protected,Protected"
|
|
bitfld.byte 0x02 0.--2. " BC ,Bit counter" "9 bits,2 bits,3 bits,4 bits,5 bits,6 bits,7 bits,8 bits"
|
|
if (((per.b(ad:0xA0080900+(0x40+0x03)))&0x80)==0x00)
|
|
group.byte (0x40+0x03)++0x00
|
|
line.byte 0x00 "ICMR2,I2C Bus Mode Register 2"
|
|
bitfld.byte 0x00 7. " DLCS ,SDA output delay clock source selection" "Ref clk,Ref clk/2"
|
|
bitfld.byte 0x00 4.--6. " SDDL ,SDA output delay counter" "No output delay,1 cycles,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,7 cycles"
|
|
bitfld.byte 0x00 2. " TMOH ,Timeout H count control" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMOL ,Timeout L count control" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMOS ,Timeout detection time selection" "Long mode,Short mode"
|
|
else
|
|
group.byte (0x40+0x03)++0x00
|
|
line.byte 0x00 "ICMR2,I2C Bus Mode Register 2"
|
|
bitfld.byte 0x00 7. " DLCS ,SDA output delay clock source selection" "Ref clk,Ref clk/2"
|
|
bitfld.byte 0x00 4.--6. " SDDL ,SDA output delay counter" "No output delay,1 or 2 cycles,3 or 4 cycles,5 or 6 cycles,7 or 8 cycles,9 or 10 cycles,11 or 12 cycles,13 or 14 cycles"
|
|
bitfld.byte 0x00 2. " TMOH ,Timeout H count control" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMOL ,Timeout L count control" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMOS ,Timeout detection time selection" "Long mode,Short mode"
|
|
endif
|
|
if (((per.b(ad:0xA0080900+(0x40+0x01)))&0x20)==0x00)
|
|
group.byte (0x40+0x04)++0x00
|
|
line.byte 0x00 "ICMR3,I2C Bus Mode Register 3"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 7. " SMBS ,SMBus/I2C bus selection" "I2C bus,SMBus"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x00 6. " WAIT ,Wait" "No Wait,Wait"
|
|
bitfld.byte 0x00 5. " RDRFS ,RDRF flag set timing selection [SCL clock cycle]" "9th,8th"
|
|
bitfld.byte 0x00 4. " ACKWP ,ACKBT write protect" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 3. " ACKBT ,Transmit acknowledge" "ACK,NACK"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x00 2. " ACKBR ,Receive acknowledge" "ACK,NACK"
|
|
else
|
|
bitfld.byte 0x00 2. " ACKBR ,Receive acknowledge" "ACK,NACK"
|
|
endif
|
|
bitfld.byte 0x00 0.--1. " NF ,Noise filter stage selection" "Single-stage,2-stage,3-stage,4-stage"
|
|
else
|
|
group.byte (0x40+0x04)++0x00
|
|
line.byte 0x00 "ICMR3,I2C Bus Mode Register 3"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 7. " SMBS ,SMBus/I2C bus selection" "I2C bus,SMBus"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x00 4. " ACKWP ,ACKBT write protect" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " ACKBT ,Transmit acknowledge" "ACK,NACK"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x00 2. " ACKBR ,Receive acknowledge" "ACK,NACK"
|
|
else
|
|
bitfld.byte 0x00 2. " ACKBR ,Receive acknowledge" "ACK,NACK"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x00 0.--1. " NF ,Noise filter stage selection" "Single-stage,2-stage,3-stage,4-stage"
|
|
endif
|
|
group.byte (0x40+0x05)++0x04
|
|
line.byte 0x00 "ICFER,I2C Bus Function Enable Register"
|
|
sif cpuis("RX62T*")||cpuis("R7S91*")
|
|
bitfld.byte 0x00 6. " SCLE ,SCL synchronous circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " NFE ,Digital noise filter circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " NACKE ,NACK reception transfer suspension enable" "Disabled,Enabled"
|
|
elif cpuis("RX630")||cpuis("RX64M")
|
|
bitfld.byte 0x00 6. " SCLE ,SCL synchronous circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " NFE ,Digital noise filter circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " NACKE ,NACK reception transfer suspension enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 7. " FMPE ,Fast-mode plus enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " SCLE ,SCL synchronous circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 5. " NFE ,Digital noise filter circuit enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 4. " NACKE ,NACK reception transfer suspension enable" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x00 3. " SALE ,Slave arbitration lost detection enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " NALE ,NACK transmission arbitration lost detection enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " MALE ,Master arbitration lost detection enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0. " TMOE ,Timeout detection function enable" "Disabled,Enabled"
|
|
line.byte 0x01 "ICSER,I2C Bus Status Enable Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x01 7. " HOAE ,Host address enable" "Disabled,Enabled"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x01 5. " DIDE ,Device-ID address detection enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x01 3. " GCAE ,General call address enable" "Disabled,Enabled"
|
|
bitfld.byte 0x01 2. " SAR2E ,Slave address register 2 enable (SARL2,SARU2)" "Disabled,Enabled"
|
|
bitfld.byte 0x01 1. " SAR1E ,Slave address register 1 enable (SARL1,SARU1)" "Disabled,Enabled"
|
|
bitfld.byte 0x01 0. " SAR0E ,Slave address register 0 enable (SARL0,SARU0)" "Disabled,Enabled"
|
|
line.byte 0x02 "ICIER,I2C Bus Interrupt Enable Register"
|
|
bitfld.byte 0x02 7. " TIE ,Transmit data empty interrupt enable (ICTXI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 6. " TEIE ,Transmit end interrupt enable (ICTEI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 5. " RIE ,Receive data full interrupt enable (ICRXI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 4. " NAKIE ,NACK reception interrupt enable (NAKI)" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x02 3. " SPIE ,Stop condition detection interrupt enable (SPI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 2. " STIE ,Start condition detection interrupt enable (STI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 1. " ALIE ,Arbitration lost interrupt enable (ALI)" "Disabled,Enabled"
|
|
bitfld.byte 0x02 0. " TMOIE ,Timeout interrupt enable (TMOI)" "Disabled,Enabled"
|
|
line.byte 0x03 "ICSR1,I2C Bus Status Register 1"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x03 7. " HOA ,Host address detection flag" "Not detected,Detected"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x03 5. " DID ,Device-ID command detection flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.byte 0x03 3. " GCA ,General call address detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x03 2. " AAS2 ,Slave address 2 detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x03 1. " AAS1 ,Slave address 1 detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x03 0. " AAS0 ,Slave address 0 detection flag" "Not detected,Detected"
|
|
line.byte 0x04 "ICSR2,I2C Bus Status Register 2"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x04 7. " TDRE ,Transmit data empty flag" "Not empty,Empty"
|
|
else
|
|
bitfld.byte 0x04 7. " TDRE ,Transmit data empty flag" "Not empty,Empty"
|
|
endif
|
|
bitfld.byte 0x04 6. " TEND ,Transmit end flag" "Not ended,Ended"
|
|
bitfld.byte 0x04 5. " RDRF ,Receive data full flag" "Not fully,Fully"
|
|
bitfld.byte 0x04 4. " NACKF ,NACK detection flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.byte 0x04 3. " STOP ,Stop condition detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x04 2. " START ,Start condition detection flag" "Not detected,Detected"
|
|
bitfld.byte 0x04 1. " AL ,Arbitration lost flag" "Not lost,Lost"
|
|
bitfld.byte 0x04 0. " TMOF ,Timeout detection flag" "Not detected,Detected"
|
|
tree "Slave Address Registers"
|
|
if (((per.b(ad:0xA0080900+(0x4A+0x01)))&0x1)==0x00)
|
|
group.byte 0x4A++0x00
|
|
line.byte 0x00 "SARL0,Slave Address Register L0"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,7-Bit address"
|
|
group.byte (0x4A+0x01)++0x00
|
|
line.byte 0x00 "SARU0,Slave Address Register U0"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
else
|
|
group.byte 0x4A++0x00
|
|
line.byte 0x00 "SARL0,Slave Address Register L0"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,10-Bit address lower bits"
|
|
bitfld.byte 0x00 0. " SVA0 ,10-Bit Address LSB" "0,1"
|
|
group.byte (0x4A+0x01)++0x00
|
|
line.byte 0x00 "SARU0,Slave Address Register U0"
|
|
bitfld.byte 0x00 1.--2. " SVA ,10-Bit address upper bits" "0,1,2,3"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
endif
|
|
if (((per.b(ad:0xA0080900+(0x4C+0x01)))&0x1)==0x00)
|
|
group.byte 0x4C++0x00
|
|
line.byte 0x00 "SARL1,Slave Address Register L1"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,7-Bit address"
|
|
group.byte (0x4C+0x01)++0x00
|
|
line.byte 0x00 "SARU1,Slave Address Register U1"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
else
|
|
group.byte 0x4C++0x00
|
|
line.byte 0x00 "SARL1,Slave Address Register L1"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,10-Bit address lower bits"
|
|
bitfld.byte 0x00 0. " SVA0 ,10-Bit Address LSB" "0,1"
|
|
group.byte (0x4C+0x01)++0x00
|
|
line.byte 0x00 "SARU1,Slave Address Register U1"
|
|
bitfld.byte 0x00 1.--2. " SVA ,10-Bit address upper bits" "0,1,2,3"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
endif
|
|
if (((per.b(ad:0xA0080900+(0x4E+0x01)))&0x1)==0x00)
|
|
group.byte 0x4E++0x00
|
|
line.byte 0x00 "SARL2,Slave Address Register L2"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,7-Bit address"
|
|
group.byte (0x4E+0x01)++0x00
|
|
line.byte 0x00 "SARU2,Slave Address Register U2"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
else
|
|
group.byte 0x4E++0x00
|
|
line.byte 0x00 "SARL2,Slave Address Register L2"
|
|
hexmask.byte 0x00 1.--7. 0x02 " SVA ,10-Bit address lower bits"
|
|
bitfld.byte 0x00 0. " SVA0 ,10-Bit Address LSB" "0,1"
|
|
group.byte (0x4E+0x01)++0x00
|
|
line.byte 0x00 "SARU2,Slave Address Register U2"
|
|
bitfld.byte 0x00 1.--2. " SVA ,10-Bit address upper bits" "0,1,2,3"
|
|
bitfld.byte 0x00 0. " FS ,7-Bit/10-Bit address format selection" "7-bit,10-bit"
|
|
endif
|
|
tree.end
|
|
newline
|
|
group.byte (0x40+0x10)++0x02
|
|
line.byte 0x00 "ICBRL,I2C Bus Bit Rate Low-Level Register"
|
|
bitfld.byte 0x00 0.--4. " BRL ,Bit rate low-level period" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
line.byte 0x01 "ICBRH,I2C Bus Bit Rate High-Level Register"
|
|
bitfld.byte 0x01 0.--4. " BRH ,High-level period of SCL clock" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
line.byte 0x02 "ICDRT,I2C Bus Transmit Data Register"
|
|
hgroup.byte (0x40+0x13)++0x00
|
|
hide.byte 0x00 "ICDRR,I2C Bus Receive Data Register"
|
|
in
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree "RS-CAN (CAN Interface)"
|
|
base ad:0xA0078000
|
|
width 14.
|
|
tree "Channel 0 Registers"
|
|
group.long 0x0++0x07
|
|
line.long 0x00 "RSCAN0C0CFG,Channel 0 Configuration Register"
|
|
bitfld.long 0x00 24.--25. " SJW ,Resynchronization jump width control" "1 Tq,2 Tq,3 Tq,4 Tq"
|
|
bitfld.long 0x00 20.--22. " TSEG2 ,Time segment 2 control" ",2 Tq,3 Tq,4 Tq,5 Tq,6 Tq,7 Tq,8 Tq"
|
|
bitfld.long 0x00 16.--19. " TSEG1 ,Time segment 1 control" ",,,4 Tq,5 Tq,6 Tq,7 Tq,8 Tq,9 Tq,10 Tq,11 Tq,12 Tq,13 Tq,14 Tq,15 Tq,16 Tq"
|
|
hexmask.long.word 0x00 0.--9. 1. " BRP ,Prescaler division ratio set"
|
|
line.long 0x04 "RSCAN0C0CTR,Channel 0 Control Register"
|
|
bitfld.long 0x04 25.--26. " CTMS ,Communication test mode select" "Standard test,Listen-only,Self-test 0,Self-test 1"
|
|
bitfld.long 0x04 24. " CTME ,Communication test mode enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 23. " ERRD ,Error display mode select" "Only first,All"
|
|
bitfld.long 0x04 21.--22. " BOM ,Bus off recovery mode select" "ISO11898-1 compliant,Bus-off entry,Bus-off end,Program request"
|
|
newline
|
|
bitfld.long 0x04 16. " TAIE ,Transmit abort interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 15. " ALIE ,Arbitration lost interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " BLIE ,Bus lock interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " OLIE ,Overload frame transmit interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 12. " BORIE ,Bus off recovery interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 11. " BOEIE ,Bus off entry interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " EPIE ,Error passive interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " EWIE ,Error warning interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 8. " BEIE ,Bus error interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 3. " RTBO ,Forcible return from bus-off" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " CSLPR ,Channel stop mode" "Disabled,Enabled"
|
|
bitfld.long 0x04 0.--1. " CHMDC ,Mode select" "Communication,Reset,Halt,?..."
|
|
rgroup.long (0x0+0x08)++0x03
|
|
line.long 0x00 "RSCAN0C0STS,Channel 0 Status Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " TEC ,Transmit error counter"
|
|
hexmask.long.byte 0x00 16.--23. 1. " REC ,Receive error counter"
|
|
bitfld.long 0x00 7. " COMSTS ,Communication status flag" "Not ready,Ready"
|
|
bitfld.long 0x00 6. " RECSTS ,Receive status flag" "Idle,Reception"
|
|
newline
|
|
bitfld.long 0x00 5. " TRMSTS ,Transmit status flag" "Idle/Reception,Off"
|
|
bitfld.long 0x00 4. " BOSTS ,Bus off status flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " EPSTS ,Error passive status flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " CSLPSTS ,Channel stop status flag" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 1. " CHLTSTS ,Channel halt status flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " CRSTSTS ,Channel reset status flag" "Not occurred,Occurred"
|
|
group.long (0x0+0x0C)++0x03
|
|
line.long 0x00 "RSCAN0C0ERFL,Channel 0 Error Flag Register"
|
|
hexmask.long.word 0x00 16.--30. 1. " CRCREG ,CRC calculation data"
|
|
bitfld.long 0x00 14. " ADERR ,ACK delimiter error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 13. " B0ERR ,Dominant bit error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 12. " B1ERR ,Recessive bit error flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.long 0x00 11. " CERR ,CRC error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 10. " AERR ,ACK error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 9. " FERR ,Form error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 8. " SERR ,Stuff error flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.long 0x00 7. " ALF ,Arbitration-lost flag" "Not detected,Detected"
|
|
bitfld.long 0x00 6. " BLF ,Dominant lock flag" "Not detected,Detected"
|
|
bitfld.long 0x00 5. " OVLF ,Overload flag" "Not detected,Detected"
|
|
bitfld.long 0x00 4. " BORF ,Bus off recovery flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.long 0x00 3. " BOEF ,Bus off entry flag" "Not detected,Detected"
|
|
bitfld.long 0x00 2. " EPF ,Error passive flag" "Not detected,Detected"
|
|
bitfld.long 0x00 1. " EWF ,Error warning flag" "Not detected,Detected"
|
|
bitfld.long 0x00 0. " BEF ,Protocol error flag" "Not detected,Detected"
|
|
tree.end
|
|
tree "Channel 1 Registers"
|
|
group.long 0x10++0x07
|
|
line.long 0x00 "RSCAN0C1CFG,Channel 1 Configuration Register"
|
|
bitfld.long 0x00 24.--25. " SJW ,Resynchronization jump width control" "1 Tq,2 Tq,3 Tq,4 Tq"
|
|
bitfld.long 0x00 20.--22. " TSEG2 ,Time segment 2 control" ",2 Tq,3 Tq,4 Tq,5 Tq,6 Tq,7 Tq,8 Tq"
|
|
bitfld.long 0x00 16.--19. " TSEG1 ,Time segment 1 control" ",,,4 Tq,5 Tq,6 Tq,7 Tq,8 Tq,9 Tq,10 Tq,11 Tq,12 Tq,13 Tq,14 Tq,15 Tq,16 Tq"
|
|
hexmask.long.word 0x00 0.--9. 1. " BRP ,Prescaler division ratio set"
|
|
line.long 0x04 "RSCAN0C1CTR,Channel 1 Control Register"
|
|
bitfld.long 0x04 25.--26. " CTMS ,Communication test mode select" "Standard test,Listen-only,Self-test 0,Self-test 1"
|
|
bitfld.long 0x04 24. " CTME ,Communication test mode enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 23. " ERRD ,Error display mode select" "Only first,All"
|
|
bitfld.long 0x04 21.--22. " BOM ,Bus off recovery mode select" "ISO11898-1 compliant,Bus-off entry,Bus-off end,Program request"
|
|
newline
|
|
bitfld.long 0x04 16. " TAIE ,Transmit abort interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 15. " ALIE ,Arbitration lost interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " BLIE ,Bus lock interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " OLIE ,Overload frame transmit interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 12. " BORIE ,Bus off recovery interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 11. " BOEIE ,Bus off entry interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " EPIE ,Error passive interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " EWIE ,Error warning interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 8. " BEIE ,Bus error interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 3. " RTBO ,Forcible return from bus-off" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " CSLPR ,Channel stop mode" "Disabled,Enabled"
|
|
bitfld.long 0x04 0.--1. " CHMDC ,Mode select" "Communication,Reset,Halt,?..."
|
|
rgroup.long (0x10+0x08)++0x03
|
|
line.long 0x00 "RSCAN0C1STS,Channel 1 Status Register"
|
|
hexmask.long.byte 0x00 24.--31. 1. " TEC ,Transmit error counter"
|
|
hexmask.long.byte 0x00 16.--23. 1. " REC ,Receive error counter"
|
|
bitfld.long 0x00 7. " COMSTS ,Communication status flag" "Not ready,Ready"
|
|
bitfld.long 0x00 6. " RECSTS ,Receive status flag" "Idle,Reception"
|
|
newline
|
|
bitfld.long 0x00 5. " TRMSTS ,Transmit status flag" "Idle/Reception,Off"
|
|
bitfld.long 0x00 4. " BOSTS ,Bus off status flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 3. " EPSTS ,Error passive status flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " CSLPSTS ,Channel stop status flag" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 1. " CHLTSTS ,Channel halt status flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " CRSTSTS ,Channel reset status flag" "Not occurred,Occurred"
|
|
group.long (0x10+0x0C)++0x03
|
|
line.long 0x00 "RSCAN0C1ERFL,Channel 1 Error Flag Register"
|
|
hexmask.long.word 0x00 16.--30. 1. " CRCREG ,CRC calculation data"
|
|
bitfld.long 0x00 14. " ADERR ,ACK delimiter error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 13. " B0ERR ,Dominant bit error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 12. " B1ERR ,Recessive bit error flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.long 0x00 11. " CERR ,CRC error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 10. " AERR ,ACK error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 9. " FERR ,Form error flag" "Not detected,Detected"
|
|
bitfld.long 0x00 8. " SERR ,Stuff error flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.long 0x00 7. " ALF ,Arbitration-lost flag" "Not detected,Detected"
|
|
bitfld.long 0x00 6. " BLF ,Dominant lock flag" "Not detected,Detected"
|
|
bitfld.long 0x00 5. " OVLF ,Overload flag" "Not detected,Detected"
|
|
bitfld.long 0x00 4. " BORF ,Bus off recovery flag" "Not detected,Detected"
|
|
newline
|
|
bitfld.long 0x00 3. " BOEF ,Bus off entry flag" "Not detected,Detected"
|
|
bitfld.long 0x00 2. " EPF ,Error passive flag" "Not detected,Detected"
|
|
bitfld.long 0x00 1. " EWF ,Error warning flag" "Not detected,Detected"
|
|
bitfld.long 0x00 0. " BEF ,Protocol error flag" "Not detected,Detected"
|
|
tree.end
|
|
width 17.
|
|
tree "Global Registers"
|
|
group.long 0x84++0x07
|
|
line.long 0x00 "RSCAN0GCFG,Global Configuration Register"
|
|
hexmask.long.word 0x00 16.--31. 1. " ITRCP ,Interval timer prescaler set"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 13.--15. " TSBTCS ,Timestamp clock source select" "Channel 0 BTC,Channel 1 BTC,Channel 2 BTC,Channel 3 BTC,Channel 4 BTC,?..."
|
|
bitfld.long 0x00 12. " TSSS ,Timestamp source select" "PCLK/2,Bit time clock"
|
|
else
|
|
bitfld.long 0x00 13.--15. " TSBTCS ,Timestamp clock source select" "Channel 0 BTC,Channel 1 BTC,?..."
|
|
bitfld.long 0x00 12. " TSSS ,Timestamp source select" "PCLKD/2,Bit time clock"
|
|
endif
|
|
newline
|
|
bitfld.long 0x00 8.--11. " TSP ,Timestamp clock source division" "/1,/2,/4,/8,/16,/32,/64,/128,/256,/512,/1024,/2048,/4096,/8192,/16384,/32768"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 4. " DCS ,CAN clock source select" "CLKC,CLK_XINCAN"
|
|
else
|
|
bitfld.long 0x00 4. " DCS ,CAN clock source select" "CANCLKA,CANCLKB"
|
|
endif
|
|
newline
|
|
bitfld.long 0x00 3. " MME ,Mirror function enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 2. " DRE ,DLC replacement enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " DCE ,DLC check enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " TPRI ,Transmit priority select" "ID,Transmit buffer"
|
|
line.long 0x04 "RSCAN0GCTR,Global Control Register"
|
|
bitfld.long 0x04 16. " TSRST ,Timestamp counter reset" "No reset,Reset"
|
|
bitfld.long 0x04 10. " THLEIE ,Transmit history buffer overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " MEIE ,FIFO message lost interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 8. " DEIE ,DLC error interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " GSLPR ,Global stop mode" "Disabled,Enabled"
|
|
bitfld.long 0x04 0.--1. " GMDC ,Global mode select" "Operating,Reset,Test,?..."
|
|
rgroup.long 0x8C++0x03
|
|
line.long 0x00 "RSCAN0GSTS,Global Status Register"
|
|
bitfld.long 0x00 3. " GRAMINIT ,CAN RAM initialization status flag" "Completed,Not completed"
|
|
bitfld.long 0x00 2. " GSLPSTS ,Global stop status flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 1. " GHLTSTS ,Global test status flag" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 0. " GRSTSTS ,Global reset status flag" "Not occurred,Occurred"
|
|
group.long 0x90++0x03
|
|
line.long 0x00 "RSCAN0GERFL,Global Error Flag Register"
|
|
rbitfld.long 0x00 2. " THLES ,Transmit history buffer overflow status flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 1. " MES ,FIFO message lost status flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " DEF ,DLC error flag" "Not occurred,Occurred"
|
|
rgroup.long 0x460++0x03
|
|
line.long 0x00 "RSCAN0GTINTSTS0,Global TX Interrupt Status Register 0"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 28. " THIF3 ,Channel 3 transmit history interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 27. " CFTIF3 ,Channel 3 transmit/receive FIFO transmit/gateway mode interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " TQIF3 ,Channel 3 transmit queue interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 25. " TAIF3 ,Channel 3 transmit buffer abort interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 24. " TSIF3 ,Channel 3 transmit buffer transmit complete interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " THIF2 ,Channel 2 transmit history interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 19. " CFTIF2 ,Channel 2 transmit/receive FIFO transmit/gateway mode interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " TQIF2 ,Channel 2 transmit queue interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 17. " TAIF2 ,Channel 2 transmit buffer abort interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 16. " TSIF2 ,Channel 2 transmit buffer transmit complete interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 12. " THIF1 ,Channel 1 transmit history interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 11. " CFTIF1 ,Channel 1 transmit/receive FIFO transmit/gateway mode interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 10. " TQIF1 ,Channel 1 transmit queue interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " TAIF1 ,Channel 1 transmit buffer abort interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 8. " TSIF1 ,Channel 1 transmit buffer transmit complete interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 4. " THIF0 ,Channel 0 transmit history interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " CFTIF0 ,Channel 0 transmit/receive FIFO transmit/gateway mode interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " TQIF0 ,Channel 0 transmit queue interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 1. " TAIF0 ,Channel 0 transmit buffer abort interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " TSIF0 ,Channel 0 transmit buffer transmit complete interrupt status flag" "Not requested,Requested"
|
|
sif !cpuis("R7S91*")
|
|
rgroup.long 0x464++0x03
|
|
line.long 0x00 "RSCAN0GTINTSTS1,Global TX Interrupt Status Register 1"
|
|
bitfld.long 0x00 4. " THIF4 ,Channel 4 transmit history interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " CFTIF4 ,Channel 4 transmit/receive FIFO transmit/gateway mode interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " TQIF4 ,Channel 4 transmit queue interrupt status flag" "Not requested,Requested"
|
|
bitfld.long 0x00 1. " TAIF4 ,Channel 4 transmit buffer abort interrupt status flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 0. " TSIF4 ,Channel 4 transmit buffer transmit complete interrupt status flag" "Not requested,Requested"
|
|
endif
|
|
rgroup.long 0x94++0x03
|
|
line.long 0x00 "RSCAN0GTSC,Global Timestamp Counter Register"
|
|
hexmask.long.word 0x00 0.--15. 1. " TS ,Timestamp value"
|
|
tree.end
|
|
width 16.
|
|
tree "Receive Registers"
|
|
group.long 0x98++0x07
|
|
line.long 0x00 "RSCAN0GAFLECTR,Receive Rule Entry Control Register"
|
|
bitfld.long 0x00 8. " AFLDAE ,Receive rule table write enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 0.--4. " AFLPN ,Receive rule table page number configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,?..."
|
|
else
|
|
bitfld.long 0x00 0.--4. " AFLPN ,Receive rule table page number configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,?..."
|
|
endif
|
|
line.long 0x04 "RSCAN0GAFLCFG0,Receive Rule Configuration Register 0"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RNC0 ,Number of rules for channel 0"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RNC1 ,Number of rules for channel 1"
|
|
sif !cpuis("R7S91*")
|
|
hexmask.long.byte 0x04 8.--15. 1. " RNC2 ,Number of rules for channel 2"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RNC3 ,Number of rules for channel 3"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
group.long 0xA0++0x03
|
|
line.long 0x00 "RSCAN0GAFLCFG1,Receive Rule Configuration Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. " RNC4 ,Number of rules for channel 4"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x500))&0x80000000)==0x80000000)
|
|
group.long 0x500++0x07
|
|
line.long 0x00 "RSCAN0GAFLID0,Receive Rule ID Register 0"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM0,Receive Rule Mask Register 0"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x500++0x07
|
|
line.long 0x00 "RSCAN0GAFLID0,Receive Rule ID Register 0"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM0,Receive Rule Mask Register 0"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x500+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP00,Receive Rule Pointer 0 Register 0"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP10,Receive Rule Pointer 1 Register 0"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x510))&0x80000000)==0x80000000)
|
|
group.long 0x510++0x07
|
|
line.long 0x00 "RSCAN0GAFLID1,Receive Rule ID Register 1"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM1,Receive Rule Mask Register 1"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x510++0x07
|
|
line.long 0x00 "RSCAN0GAFLID1,Receive Rule ID Register 1"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM1,Receive Rule Mask Register 1"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x510+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP01,Receive Rule Pointer 0 Register 1"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP11,Receive Rule Pointer 1 Register 1"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x520))&0x80000000)==0x80000000)
|
|
group.long 0x520++0x07
|
|
line.long 0x00 "RSCAN0GAFLID2,Receive Rule ID Register 2"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM2,Receive Rule Mask Register 2"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x520++0x07
|
|
line.long 0x00 "RSCAN0GAFLID2,Receive Rule ID Register 2"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM2,Receive Rule Mask Register 2"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x520+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP02,Receive Rule Pointer 0 Register 2"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP12,Receive Rule Pointer 1 Register 2"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x530))&0x80000000)==0x80000000)
|
|
group.long 0x530++0x07
|
|
line.long 0x00 "RSCAN0GAFLID3,Receive Rule ID Register 3"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM3,Receive Rule Mask Register 3"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x530++0x07
|
|
line.long 0x00 "RSCAN0GAFLID3,Receive Rule ID Register 3"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM3,Receive Rule Mask Register 3"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x530+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP03,Receive Rule Pointer 0 Register 3"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP13,Receive Rule Pointer 1 Register 3"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x540))&0x80000000)==0x80000000)
|
|
group.long 0x540++0x07
|
|
line.long 0x00 "RSCAN0GAFLID4,Receive Rule ID Register 4"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM4,Receive Rule Mask Register 4"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x540++0x07
|
|
line.long 0x00 "RSCAN0GAFLID4,Receive Rule ID Register 4"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM4,Receive Rule Mask Register 4"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x540+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP04,Receive Rule Pointer 0 Register 4"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP14,Receive Rule Pointer 1 Register 4"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x550))&0x80000000)==0x80000000)
|
|
group.long 0x550++0x07
|
|
line.long 0x00 "RSCAN0GAFLID5,Receive Rule ID Register 5"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM5,Receive Rule Mask Register 5"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x550++0x07
|
|
line.long 0x00 "RSCAN0GAFLID5,Receive Rule ID Register 5"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM5,Receive Rule Mask Register 5"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x550+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP05,Receive Rule Pointer 0 Register 5"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP15,Receive Rule Pointer 1 Register 5"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x560))&0x80000000)==0x80000000)
|
|
group.long 0x560++0x07
|
|
line.long 0x00 "RSCAN0GAFLID6,Receive Rule ID Register 6"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM6,Receive Rule Mask Register 6"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x560++0x07
|
|
line.long 0x00 "RSCAN0GAFLID6,Receive Rule ID Register 6"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM6,Receive Rule Mask Register 6"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x560+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP06,Receive Rule Pointer 0 Register 6"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP16,Receive Rule Pointer 1 Register 6"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x570))&0x80000000)==0x80000000)
|
|
group.long 0x570++0x07
|
|
line.long 0x00 "RSCAN0GAFLID7,Receive Rule ID Register 7"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM7,Receive Rule Mask Register 7"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x570++0x07
|
|
line.long 0x00 "RSCAN0GAFLID7,Receive Rule ID Register 7"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM7,Receive Rule Mask Register 7"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x570+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP07,Receive Rule Pointer 0 Register 7"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP17,Receive Rule Pointer 1 Register 7"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x580))&0x80000000)==0x80000000)
|
|
group.long 0x580++0x07
|
|
line.long 0x00 "RSCAN0GAFLID8,Receive Rule ID Register 8"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM8,Receive Rule Mask Register 8"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x580++0x07
|
|
line.long 0x00 "RSCAN0GAFLID8,Receive Rule ID Register 8"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM8,Receive Rule Mask Register 8"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x580+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP08,Receive Rule Pointer 0 Register 8"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP18,Receive Rule Pointer 1 Register 8"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x590))&0x80000000)==0x80000000)
|
|
group.long 0x590++0x07
|
|
line.long 0x00 "RSCAN0GAFLID9,Receive Rule ID Register 9"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM9,Receive Rule Mask Register 9"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x590++0x07
|
|
line.long 0x00 "RSCAN0GAFLID9,Receive Rule ID Register 9"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM9,Receive Rule Mask Register 9"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x590+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP09,Receive Rule Pointer 0 Register 9"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP19,Receive Rule Pointer 1 Register 9"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x5A0))&0x80000000)==0x80000000)
|
|
group.long 0x5A0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID10,Receive Rule ID Register 10"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM10,Receive Rule Mask Register 10"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x5A0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID10,Receive Rule ID Register 10"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM10,Receive Rule Mask Register 10"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x5A0+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP010,Receive Rule Pointer 0 Register 10"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP110,Receive Rule Pointer 1 Register 10"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x5B0))&0x80000000)==0x80000000)
|
|
group.long 0x5B0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID11,Receive Rule ID Register 11"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM11,Receive Rule Mask Register 11"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x5B0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID11,Receive Rule ID Register 11"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM11,Receive Rule Mask Register 11"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x5B0+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP011,Receive Rule Pointer 0 Register 11"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP111,Receive Rule Pointer 1 Register 11"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x5C0))&0x80000000)==0x80000000)
|
|
group.long 0x5C0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID12,Receive Rule ID Register 12"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM12,Receive Rule Mask Register 12"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x5C0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID12,Receive Rule ID Register 12"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM12,Receive Rule Mask Register 12"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x5C0+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP012,Receive Rule Pointer 0 Register 12"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP112,Receive Rule Pointer 1 Register 12"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x5D0))&0x80000000)==0x80000000)
|
|
group.long 0x5D0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID13,Receive Rule ID Register 13"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM13,Receive Rule Mask Register 13"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x5D0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID13,Receive Rule ID Register 13"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM13,Receive Rule Mask Register 13"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x5D0+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP013,Receive Rule Pointer 0 Register 13"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP113,Receive Rule Pointer 1 Register 13"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x5E0))&0x80000000)==0x80000000)
|
|
group.long 0x5E0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID14,Receive Rule ID Register 14"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM14,Receive Rule Mask Register 14"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x5E0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID14,Receive Rule ID Register 14"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM14,Receive Rule Mask Register 14"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x5E0+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP014,Receive Rule Pointer 0 Register 14"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP114,Receive Rule Pointer 1 Register 14"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x5F0))&0x80000000)==0x80000000)
|
|
group.long 0x5F0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID15,Receive Rule ID Register 15"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM15,Receive Rule Mask Register 15"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[28:0] ,ID mask[28:0]" "0,1"
|
|
bitfld.long 0x04 27. ",ID mask 27" "0,1"
|
|
bitfld.long 0x04 26. ",ID mask 26" "0,1"
|
|
bitfld.long 0x04 25. ",ID mask 25" "0,1"
|
|
bitfld.long 0x04 24. ",ID mask 24" "0,1"
|
|
bitfld.long 0x04 23. ",ID mask 23" "0,1"
|
|
bitfld.long 0x04 22. ",ID mask 22" "0,1"
|
|
bitfld.long 0x04 21. ",ID mask 21" "0,1"
|
|
bitfld.long 0x04 20. ",ID mask 20" "0,1"
|
|
bitfld.long 0x04 19. ",ID mask 19" "0,1"
|
|
bitfld.long 0x04 18. ",ID mask 18" "0,1"
|
|
bitfld.long 0x04 17. ",ID mask 17" "0,1"
|
|
bitfld.long 0x04 16. ",ID mask 16" "0,1"
|
|
bitfld.long 0x04 15. ",ID mask 15" "0,1"
|
|
bitfld.long 0x04 14. ",ID mask 14" "0,1"
|
|
bitfld.long 0x04 13. ",ID mask 13" "0,1"
|
|
bitfld.long 0x04 12. ",ID mask 12" "0,1"
|
|
bitfld.long 0x04 11. ",ID mask 11" "0,1"
|
|
bitfld.long 0x04 10. ",ID mask 10" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
else
|
|
group.long 0x5F0++0x07
|
|
line.long 0x00 "RSCAN0GAFLID15,Receive Rule ID Register 15"
|
|
bitfld.long 0x00 31. " GAFLIDE ,IDE select" "Standard,Extended"
|
|
bitfld.long 0x00 30. " GAFLRTR ,RTR select" "Data,Remote"
|
|
bitfld.long 0x00 29. " GAFLLB ,Receive rule target message select" "Another msg received,Own msg received"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " GAFLID ,ID"
|
|
line.long 0x04 "RSCAN0GAFLM15,Receive Rule Mask Register 15"
|
|
bitfld.long 0x04 31. " GAFLIDEM ,IDE mask" "Not compared,Compared"
|
|
bitfld.long 0x04 30. " GAFLRTRM ,RTR mask" "Not compared,Compared"
|
|
newline
|
|
bitfld.long 0x04 28. " GAFLIDM[10:0] ,ID mask[10:0]" "0,1"
|
|
bitfld.long 0x04 9. ",ID mask 9" "0,1"
|
|
bitfld.long 0x04 8. ",ID mask 8" "0,1"
|
|
bitfld.long 0x04 7. ",ID mask 7" "0,1"
|
|
bitfld.long 0x04 6. ",ID mask 6" "0,1"
|
|
bitfld.long 0x04 5. ",ID mask 5" "0,1"
|
|
bitfld.long 0x04 4. ",ID mask 4" "0,1"
|
|
bitfld.long 0x04 3. ",ID mask 3" "0,1"
|
|
bitfld.long 0x04 2. ",ID mask 2" "0,1"
|
|
bitfld.long 0x04 1. ",ID mask 1" "0,1"
|
|
bitfld.long 0x04 0. ",ID mask 0" "0,1"
|
|
endif
|
|
group.long (0x5F0+0x08)++0x07
|
|
line.long 0x00 "RSCAN0GAFLP015,Receive Rule Pointer 0 Register 15"
|
|
bitfld.long 0x00 28.--31. " GAFLDLC ,Receive rule DLC" "Disabled,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " GAFLPTR ,Receive rule label"
|
|
bitfld.long 0x00 15. " GAFLRMV ,Receive buffer enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long.byte 0x00 8.--14. 1. " GAFLRMDP ,Receive buffer number select"
|
|
line.long 0x04 "RSCAN0GAFLP115,Receive Rule Pointer 1 Register 15"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " GAFLFDP22 ,FIFO buffer 22 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP21 ,FIFO buffer 21 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP20 ,FIFO buffer 20 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP19 ,FIFO buffer 19 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP18 ,FIFO buffer 18 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP17 ,FIFO buffer 17 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP16 ,FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP15 ,FIFO buffer 15 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP14 ,FIFO buffer 14 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP13 ,FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP12 ,FIFO buffer 12 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP11 ,FIFO buffer 11 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP10 ,FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP9 ,FIFO buffer 9 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP8 ,FIFO buffer 8 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDP7 ,FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDP6 ,FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDP5 ,FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDP4 ,FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDP3 ,FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDP2 ,FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDP1 ,FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDP0 ,FIFO buffer 0 select" "Not selected,Selected"
|
|
else
|
|
bitfld.long 0x04 25. " GAFLFDP17 ,Reception FIFO buffer 17 select" "Not selected,Selected"
|
|
bitfld.long 0x04 24. " GAFLFDP16 ,Reception FIFO buffer 16 select" "Not selected,Selected"
|
|
bitfld.long 0x04 23. " GAFLFDP15 ,Reception FIFO buffer 15 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 22. " GAFLFDP14 ,Reception FIFO buffer 14 select" "Not selected,Selected"
|
|
bitfld.long 0x04 21. " GAFLFDP13 ,Reception FIFO buffer 13 select" "Not selected,Selected"
|
|
bitfld.long 0x04 20. " GAFLFDP12 ,Reception FIFO buffer 12 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 19. " GAFLFDP11 ,Reception FIFO buffer 11 select" "Not selected,Selected"
|
|
bitfld.long 0x04 18. " GAFLFDP10 ,Reception FIFO buffer 10 select" "Not selected,Selected"
|
|
bitfld.long 0x04 17. " GAFLFDP9 ,Reception FIFO buffer 9 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 16. " GAFLFDP8 ,Reception FIFO buffer 8 select" "Not selected,Selected"
|
|
bitfld.long 0x04 15. " GAFLFDP7 ,Reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 14. " GAFLFDP6 ,Reception FIFO buffer 6 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 13. " GAFLFDP5 ,Reception FIFO buffer 5 select" "Not selected,Selected"
|
|
bitfld.long 0x04 12. " GAFLFDP4 ,Reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 11. " GAFLFDP3 ,Reception FIFO buffer 3 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 10. " GAFLFDP2 ,Reception FIFO buffer 2 select" "Not selected,Selected"
|
|
bitfld.long 0x04 9. " GAFLFDP1 ,Reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 8. " GAFLFDP0 ,Reception FIFO buffer 0 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 7. " GAFLFDPR7 ,Transmission/reception FIFO buffer 7 select" "Not selected,Selected"
|
|
bitfld.long 0x04 6. " GAFLFDPR6 ,Transmission/reception FIFO buffer 6 select" "Not selected,Selected"
|
|
bitfld.long 0x04 5. " GAFLFDPR5 ,Transmission/reception FIFO buffer 5 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 4. " GAFLFDPR4 ,Transmission/reception FIFO buffer 4 select" "Not selected,Selected"
|
|
bitfld.long 0x04 3. " GAFLFDPR3 ,Transmission/reception FIFO buffer 3 select" "Not selected,Selected"
|
|
bitfld.long 0x04 2. " GAFLFDPR2 ,Transmission/reception FIFO buffer 2 select" "Not selected,Selected"
|
|
newline
|
|
bitfld.long 0x04 1. " GAFLFDPR1 ,Transmission/reception FIFO buffer 1 select" "Not selected,Selected"
|
|
bitfld.long 0x04 0. " GAFLFDPR0 ,Transmission/reception FIFO buffer 0 select" "Not selected,Selected"
|
|
endif
|
|
newline
|
|
group.long 0xA4++0x07
|
|
line.long 0x00 "RSCAN0RMNB,Receive Buffer Number Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " NRXMB ,Receive buffer number configuration"
|
|
line.long 0x04 "RSCAN0RMND0,Receive Buffer New Data Register 0"
|
|
bitfld.long 0x04 31. " RMNS31 ,Receive buffer receive complete flag 31" "No msg,Msg"
|
|
bitfld.long 0x04 30. " RMNS30 ,Receive buffer receive complete flag 30" "No msg,Msg"
|
|
bitfld.long 0x04 29. " RMNS29 ,Receive buffer receive complete flag 29" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 28. " RMNS28 ,Receive buffer receive complete flag 28" "No msg,Msg"
|
|
bitfld.long 0x04 27. " RMNS27 ,Receive buffer receive complete flag 27" "No msg,Msg"
|
|
bitfld.long 0x04 26. " RMNS26 ,Receive buffer receive complete flag 26" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 25. " RMNS25 ,Receive buffer receive complete flag 25" "No msg,Msg"
|
|
bitfld.long 0x04 24. " RMNS24 ,Receive buffer receive complete flag 24" "No msg,Msg"
|
|
bitfld.long 0x04 23. " RMNS23 ,Receive buffer receive complete flag 23" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 22. " RMNS22 ,Receive buffer receive complete flag 22" "No msg,Msg"
|
|
bitfld.long 0x04 21. " RMNS21 ,Receive buffer receive complete flag 21" "No msg,Msg"
|
|
bitfld.long 0x04 20. " RMNS20 ,Receive buffer receive complete flag 20" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 19. " RMNS19 ,Receive buffer receive complete flag 19" "No msg,Msg"
|
|
bitfld.long 0x04 18. " RMNS18 ,Receive buffer receive complete flag 18" "No msg,Msg"
|
|
bitfld.long 0x04 17. " RMNS17 ,Receive buffer receive complete flag 17" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 16. " RMNS16 ,Receive buffer receive complete flag 16" "No msg,Msg"
|
|
bitfld.long 0x04 15. " RMNS15 ,Receive buffer receive complete flag 15" "No msg,Msg"
|
|
bitfld.long 0x04 14. " RMNS14 ,Receive buffer receive complete flag 14" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 13. " RMNS13 ,Receive buffer receive complete flag 13" "No msg,Msg"
|
|
bitfld.long 0x04 12. " RMNS12 ,Receive buffer receive complete flag 12" "No msg,Msg"
|
|
bitfld.long 0x04 11. " RMNS11 ,Receive buffer receive complete flag 11" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 10. " RMNS10 ,Receive buffer receive complete flag 10" "No msg,Msg"
|
|
bitfld.long 0x04 9. " RMNS9 ,Receive buffer receive complete flag 9" "No msg,Msg"
|
|
bitfld.long 0x04 8. " RMNS8 ,Receive buffer receive complete flag 8" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 7. " RMNS7 ,Receive buffer receive complete flag 7" "No msg,Msg"
|
|
bitfld.long 0x04 6. " RMNS6 ,Receive buffer receive complete flag 6" "No msg,Msg"
|
|
bitfld.long 0x04 5. " RMNS5 ,Receive buffer receive complete flag 5" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 4. " RMNS4 ,Receive buffer receive complete flag 4" "No msg,Msg"
|
|
bitfld.long 0x04 3. " RMNS3 ,Receive buffer receive complete flag 3" "No msg,Msg"
|
|
bitfld.long 0x04 2. " RMNS2 ,Receive buffer receive complete flag 2" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 1. " RMNS1 ,Receive buffer receive complete flag 1" "No msg,Msg"
|
|
bitfld.long 0x04 0. " RMNS0 ,Receive buffer receive complete flag 0" "No msg,Msg"
|
|
sif !cpuis("R7S91*")
|
|
group.long 0xAC++0x07
|
|
line.long 0x00 "RSCAN0RMND1,Receive Buffer New Data Register 1"
|
|
bitfld.long 0x00 31. " RMNS63 ,Receive buffer receive complete flag 63" "No msg,Msg"
|
|
bitfld.long 0x00 30. " RMNS62 ,Receive buffer receive complete flag 62" "No msg,Msg"
|
|
bitfld.long 0x00 29. " RMNS61 ,Receive buffer receive complete flag 61" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 28. " RMNS60 ,Receive buffer receive complete flag 60" "No msg,Msg"
|
|
bitfld.long 0x00 27. " RMNS59 ,Receive buffer receive complete flag 59" "No msg,Msg"
|
|
bitfld.long 0x00 26. " RMNS58 ,Receive buffer receive complete flag 58" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 25. " RMNS57 ,Receive buffer receive complete flag 57" "No msg,Msg"
|
|
bitfld.long 0x00 24. " RMNS56 ,Receive buffer receive complete flag 56" "No msg,Msg"
|
|
bitfld.long 0x00 23. " RMNS55 ,Receive buffer receive complete flag 55" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 22. " RMNS54 ,Receive buffer receive complete flag 54" "No msg,Msg"
|
|
bitfld.long 0x00 21. " RMNS53 ,Receive buffer receive complete flag 53" "No msg,Msg"
|
|
bitfld.long 0x00 20. " RMNS52 ,Receive buffer receive complete flag 52" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 19. " RMNS51 ,Receive buffer receive complete flag 51" "No msg,Msg"
|
|
bitfld.long 0x00 18. " RMNS50 ,Receive buffer receive complete flag 50" "No msg,Msg"
|
|
bitfld.long 0x00 17. " RMNS49 ,Receive buffer receive complete flag 49" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 16. " RMNS48 ,Receive buffer receive complete flag 48" "No msg,Msg"
|
|
bitfld.long 0x00 15. " RMNS47 ,Receive buffer receive complete flag 47" "No msg,Msg"
|
|
bitfld.long 0x00 14. " RMNS46 ,Receive buffer receive complete flag 46" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 13. " RMNS45 ,Receive buffer receive complete flag 45" "No msg,Msg"
|
|
bitfld.long 0x00 12. " RMNS44 ,Receive buffer receive complete flag 44" "No msg,Msg"
|
|
bitfld.long 0x00 11. " RMNS43 ,Receive buffer receive complete flag 43" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 10. " RMNS42 ,Receive buffer receive complete flag 42" "No msg,Msg"
|
|
bitfld.long 0x00 9. " RMNS41 ,Receive buffer receive complete flag 41" "No msg,Msg"
|
|
bitfld.long 0x00 8. " RMNS40 ,Receive buffer receive complete flag 40" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 7. " RMNS39 ,Receive buffer receive complete flag 39" "No msg,Msg"
|
|
bitfld.long 0x00 6. " RMNS38 ,Receive buffer receive complete flag 38" "No msg,Msg"
|
|
bitfld.long 0x00 5. " RMNS37 ,Receive buffer receive complete flag 37" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 4. " RMNS36 ,Receive buffer receive complete flag 36" "No msg,Msg"
|
|
bitfld.long 0x00 3. " RMNS35 ,Receive buffer receive complete flag 35" "No msg,Msg"
|
|
bitfld.long 0x00 2. " RMNS34 ,Receive buffer receive complete flag 34" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x00 1. " RMNS33 ,Receive buffer receive complete flag 33" "No msg,Msg"
|
|
bitfld.long 0x00 0. " RMNS32 ,Receive buffer receive complete flag 32" "No msg,Msg"
|
|
line.long 0x04 "RSCAN0RMND2,Receive Buffer New Data Register 2"
|
|
bitfld.long 0x04 15. " RMNS79 ,Receive buffer receive complete flag 79" "No msg,Msg"
|
|
bitfld.long 0x04 14. " RMNS78 ,Receive buffer receive complete flag 78" "No msg,Msg"
|
|
bitfld.long 0x04 13. " RMNS77 ,Receive buffer receive complete flag 77" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 12. " RMNS76 ,Receive buffer receive complete flag 76" "No msg,Msg"
|
|
bitfld.long 0x04 11. " RMNS75 ,Receive buffer receive complete flag 75" "No msg,Msg"
|
|
bitfld.long 0x04 10. " RMNS74 ,Receive buffer receive complete flag 74" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 9. " RMNS73 ,Receive buffer receive complete flag 73" "No msg,Msg"
|
|
bitfld.long 0x04 8. " RMNS72 ,Receive buffer receive complete flag 72" "No msg,Msg"
|
|
bitfld.long 0x04 7. " RMNS71 ,Receive buffer receive complete flag 71" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 6. " RMNS70 ,Receive buffer receive complete flag 70" "No msg,Msg"
|
|
bitfld.long 0x04 5. " RMNS69 ,Receive buffer receive complete flag 69" "No msg,Msg"
|
|
bitfld.long 0x04 4. " RMNS68 ,Receive buffer receive complete flag 68" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 3. " RMNS67 ,Receive buffer receive complete flag 67" "No msg,Msg"
|
|
bitfld.long 0x04 2. " RMNS66 ,Receive buffer receive complete flag 66" "No msg,Msg"
|
|
bitfld.long 0x04 1. " RMNS65 ,Receive buffer receive complete flag 65" "No msg,Msg"
|
|
newline
|
|
bitfld.long 0x04 0. " RMNS64 ,Receive buffer receive complete flag 64" "No msg,Msg"
|
|
endif
|
|
if (((per.l(ad:0xA0078000+0x600))&0x80000000)==0x80000000)
|
|
group.long 0x600++0x03
|
|
line.long 0x00 "RSCAN0RMID0,Receive BufferID Register 0"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x600++0x03
|
|
line.long 0x00 "RSCAN0RMID0,Receive BufferID Register 0"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x600+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR0,Receive Buffer Pointer Register 0"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF00,Receive Buffer Data Field 0 Register 0"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF10,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x610))&0x80000000)==0x80000000)
|
|
group.long 0x610++0x03
|
|
line.long 0x00 "RSCAN0RMID1,Receive BufferID Register 1"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x610++0x03
|
|
line.long 0x00 "RSCAN0RMID1,Receive BufferID Register 1"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x610+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR1,Receive Buffer Pointer Register 1"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF01,Receive Buffer Data Field 0 Register 1"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF11,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x620))&0x80000000)==0x80000000)
|
|
group.long 0x620++0x03
|
|
line.long 0x00 "RSCAN0RMID2,Receive BufferID Register 2"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x620++0x03
|
|
line.long 0x00 "RSCAN0RMID2,Receive BufferID Register 2"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x620+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR2,Receive Buffer Pointer Register 2"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF02,Receive Buffer Data Field 0 Register 2"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF12,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x630))&0x80000000)==0x80000000)
|
|
group.long 0x630++0x03
|
|
line.long 0x00 "RSCAN0RMID3,Receive BufferID Register 3"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x630++0x03
|
|
line.long 0x00 "RSCAN0RMID3,Receive BufferID Register 3"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x630+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR3,Receive Buffer Pointer Register 3"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF03,Receive Buffer Data Field 0 Register 3"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF13,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x640))&0x80000000)==0x80000000)
|
|
group.long 0x640++0x03
|
|
line.long 0x00 "RSCAN0RMID4,Receive BufferID Register 4"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x640++0x03
|
|
line.long 0x00 "RSCAN0RMID4,Receive BufferID Register 4"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x640+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR4,Receive Buffer Pointer Register 4"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF04,Receive Buffer Data Field 0 Register 4"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF14,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x650))&0x80000000)==0x80000000)
|
|
group.long 0x650++0x03
|
|
line.long 0x00 "RSCAN0RMID5,Receive BufferID Register 5"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x650++0x03
|
|
line.long 0x00 "RSCAN0RMID5,Receive BufferID Register 5"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x650+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR5,Receive Buffer Pointer Register 5"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF05,Receive Buffer Data Field 0 Register 5"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF15,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x660))&0x80000000)==0x80000000)
|
|
group.long 0x660++0x03
|
|
line.long 0x00 "RSCAN0RMID6,Receive BufferID Register 6"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x660++0x03
|
|
line.long 0x00 "RSCAN0RMID6,Receive BufferID Register 6"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x660+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR6,Receive Buffer Pointer Register 6"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF06,Receive Buffer Data Field 0 Register 6"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF16,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x670))&0x80000000)==0x80000000)
|
|
group.long 0x670++0x03
|
|
line.long 0x00 "RSCAN0RMID7,Receive BufferID Register 7"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x670++0x03
|
|
line.long 0x00 "RSCAN0RMID7,Receive BufferID Register 7"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x670+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR7,Receive Buffer Pointer Register 7"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF07,Receive Buffer Data Field 0 Register 7"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF17,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x680))&0x80000000)==0x80000000)
|
|
group.long 0x680++0x03
|
|
line.long 0x00 "RSCAN0RMID8,Receive BufferID Register 8"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x680++0x03
|
|
line.long 0x00 "RSCAN0RMID8,Receive BufferID Register 8"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x680+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR8,Receive Buffer Pointer Register 8"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF08,Receive Buffer Data Field 0 Register 8"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF18,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x690))&0x80000000)==0x80000000)
|
|
group.long 0x690++0x03
|
|
line.long 0x00 "RSCAN0RMID9,Receive BufferID Register 9"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x690++0x03
|
|
line.long 0x00 "RSCAN0RMID9,Receive BufferID Register 9"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x690+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR9,Receive Buffer Pointer Register 9"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF09,Receive Buffer Data Field 0 Register 9"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF19,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x6A0))&0x80000000)==0x80000000)
|
|
group.long 0x6A0++0x03
|
|
line.long 0x00 "RSCAN0RMID10,Receive BufferID Register 10"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x6A0++0x03
|
|
line.long 0x00 "RSCAN0RMID10,Receive BufferID Register 10"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x6A0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR10,Receive Buffer Pointer Register 10"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF010,Receive Buffer Data Field 0 Register 10"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF110,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x6B0))&0x80000000)==0x80000000)
|
|
group.long 0x6B0++0x03
|
|
line.long 0x00 "RSCAN0RMID11,Receive BufferID Register 11"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x6B0++0x03
|
|
line.long 0x00 "RSCAN0RMID11,Receive BufferID Register 11"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x6B0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR11,Receive Buffer Pointer Register 11"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF011,Receive Buffer Data Field 0 Register 11"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF111,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x6C0))&0x80000000)==0x80000000)
|
|
group.long 0x6C0++0x03
|
|
line.long 0x00 "RSCAN0RMID12,Receive BufferID Register 12"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x6C0++0x03
|
|
line.long 0x00 "RSCAN0RMID12,Receive BufferID Register 12"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x6C0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR12,Receive Buffer Pointer Register 12"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF012,Receive Buffer Data Field 0 Register 12"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF112,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x6D0))&0x80000000)==0x80000000)
|
|
group.long 0x6D0++0x03
|
|
line.long 0x00 "RSCAN0RMID13,Receive BufferID Register 13"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x6D0++0x03
|
|
line.long 0x00 "RSCAN0RMID13,Receive BufferID Register 13"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x6D0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR13,Receive Buffer Pointer Register 13"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF013,Receive Buffer Data Field 0 Register 13"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF113,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x6E0))&0x80000000)==0x80000000)
|
|
group.long 0x6E0++0x03
|
|
line.long 0x00 "RSCAN0RMID14,Receive BufferID Register 14"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x6E0++0x03
|
|
line.long 0x00 "RSCAN0RMID14,Receive BufferID Register 14"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x6E0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR14,Receive Buffer Pointer Register 14"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF014,Receive Buffer Data Field 0 Register 14"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF114,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x6F0))&0x80000000)==0x80000000)
|
|
group.long 0x6F0++0x03
|
|
line.long 0x00 "RSCAN0RMID15,Receive BufferID Register 15"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x6F0++0x03
|
|
line.long 0x00 "RSCAN0RMID15,Receive BufferID Register 15"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x6F0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR15,Receive Buffer Pointer Register 15"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF015,Receive Buffer Data Field 0 Register 15"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF115,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x700))&0x80000000)==0x80000000)
|
|
group.long 0x700++0x03
|
|
line.long 0x00 "RSCAN0RMID16,Receive BufferID Register 16"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x700++0x03
|
|
line.long 0x00 "RSCAN0RMID16,Receive BufferID Register 16"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x700+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR16,Receive Buffer Pointer Register 16"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF016,Receive Buffer Data Field 0 Register 16"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF116,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x710))&0x80000000)==0x80000000)
|
|
group.long 0x710++0x03
|
|
line.long 0x00 "RSCAN0RMID17,Receive BufferID Register 17"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x710++0x03
|
|
line.long 0x00 "RSCAN0RMID17,Receive BufferID Register 17"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x710+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR17,Receive Buffer Pointer Register 17"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF017,Receive Buffer Data Field 0 Register 17"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF117,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x720))&0x80000000)==0x80000000)
|
|
group.long 0x720++0x03
|
|
line.long 0x00 "RSCAN0RMID18,Receive BufferID Register 18"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x720++0x03
|
|
line.long 0x00 "RSCAN0RMID18,Receive BufferID Register 18"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x720+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR18,Receive Buffer Pointer Register 18"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF018,Receive Buffer Data Field 0 Register 18"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF118,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x730))&0x80000000)==0x80000000)
|
|
group.long 0x730++0x03
|
|
line.long 0x00 "RSCAN0RMID19,Receive BufferID Register 19"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x730++0x03
|
|
line.long 0x00 "RSCAN0RMID19,Receive BufferID Register 19"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x730+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR19,Receive Buffer Pointer Register 19"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF019,Receive Buffer Data Field 0 Register 19"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF119,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x740))&0x80000000)==0x80000000)
|
|
group.long 0x740++0x03
|
|
line.long 0x00 "RSCAN0RMID20,Receive BufferID Register 20"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x740++0x03
|
|
line.long 0x00 "RSCAN0RMID20,Receive BufferID Register 20"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x740+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR20,Receive Buffer Pointer Register 20"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF020,Receive Buffer Data Field 0 Register 20"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF120,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x750))&0x80000000)==0x80000000)
|
|
group.long 0x750++0x03
|
|
line.long 0x00 "RSCAN0RMID21,Receive BufferID Register 21"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x750++0x03
|
|
line.long 0x00 "RSCAN0RMID21,Receive BufferID Register 21"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x750+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR21,Receive Buffer Pointer Register 21"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF021,Receive Buffer Data Field 0 Register 21"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF121,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x760))&0x80000000)==0x80000000)
|
|
group.long 0x760++0x03
|
|
line.long 0x00 "RSCAN0RMID22,Receive BufferID Register 22"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x760++0x03
|
|
line.long 0x00 "RSCAN0RMID22,Receive BufferID Register 22"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x760+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR22,Receive Buffer Pointer Register 22"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF022,Receive Buffer Data Field 0 Register 22"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF122,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x770))&0x80000000)==0x80000000)
|
|
group.long 0x770++0x03
|
|
line.long 0x00 "RSCAN0RMID23,Receive BufferID Register 23"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x770++0x03
|
|
line.long 0x00 "RSCAN0RMID23,Receive BufferID Register 23"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x770+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR23,Receive Buffer Pointer Register 23"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF023,Receive Buffer Data Field 0 Register 23"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF123,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x780))&0x80000000)==0x80000000)
|
|
group.long 0x780++0x03
|
|
line.long 0x00 "RSCAN0RMID24,Receive BufferID Register 24"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x780++0x03
|
|
line.long 0x00 "RSCAN0RMID24,Receive BufferID Register 24"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x780+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR24,Receive Buffer Pointer Register 24"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF024,Receive Buffer Data Field 0 Register 24"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF124,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x790))&0x80000000)==0x80000000)
|
|
group.long 0x790++0x03
|
|
line.long 0x00 "RSCAN0RMID25,Receive BufferID Register 25"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x790++0x03
|
|
line.long 0x00 "RSCAN0RMID25,Receive BufferID Register 25"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x790+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR25,Receive Buffer Pointer Register 25"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF025,Receive Buffer Data Field 0 Register 25"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF125,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x7A0))&0x80000000)==0x80000000)
|
|
group.long 0x7A0++0x03
|
|
line.long 0x00 "RSCAN0RMID26,Receive BufferID Register 26"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x7A0++0x03
|
|
line.long 0x00 "RSCAN0RMID26,Receive BufferID Register 26"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x7A0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR26,Receive Buffer Pointer Register 26"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF026,Receive Buffer Data Field 0 Register 26"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF126,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x7B0))&0x80000000)==0x80000000)
|
|
group.long 0x7B0++0x03
|
|
line.long 0x00 "RSCAN0RMID27,Receive BufferID Register 27"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x7B0++0x03
|
|
line.long 0x00 "RSCAN0RMID27,Receive BufferID Register 27"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x7B0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR27,Receive Buffer Pointer Register 27"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF027,Receive Buffer Data Field 0 Register 27"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF127,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x7C0))&0x80000000)==0x80000000)
|
|
group.long 0x7C0++0x03
|
|
line.long 0x00 "RSCAN0RMID28,Receive BufferID Register 28"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x7C0++0x03
|
|
line.long 0x00 "RSCAN0RMID28,Receive BufferID Register 28"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x7C0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR28,Receive Buffer Pointer Register 28"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF028,Receive Buffer Data Field 0 Register 28"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF128,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x7D0))&0x80000000)==0x80000000)
|
|
group.long 0x7D0++0x03
|
|
line.long 0x00 "RSCAN0RMID29,Receive BufferID Register 29"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x7D0++0x03
|
|
line.long 0x00 "RSCAN0RMID29,Receive BufferID Register 29"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x7D0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR29,Receive Buffer Pointer Register 29"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF029,Receive Buffer Data Field 0 Register 29"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF129,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x7E0))&0x80000000)==0x80000000)
|
|
group.long 0x7E0++0x03
|
|
line.long 0x00 "RSCAN0RMID30,Receive BufferID Register 30"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x7E0++0x03
|
|
line.long 0x00 "RSCAN0RMID30,Receive BufferID Register 30"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x7E0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR30,Receive Buffer Pointer Register 30"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF030,Receive Buffer Data Field 0 Register 30"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF130,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x7F0))&0x80000000)==0x80000000)
|
|
group.long 0x7F0++0x03
|
|
line.long 0x00 "RSCAN0RMID31,Receive BufferID Register 31"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RMID ,Receive buffer ID data"
|
|
else
|
|
group.long 0x7F0++0x03
|
|
line.long 0x00 "RSCAN0RMID31,Receive BufferID Register 31"
|
|
bitfld.long 0x00 31. " RMIDE ,Receive buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RMRTR ,Receive buffer RTR" "Data,Remote"
|
|
hexmask.long.word 0x00 0.--10. 1. " RMID ,Receive buffer ID data"
|
|
endif
|
|
rgroup.long (0x7F0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RMPTR31,Receive Buffer Pointer Register 31"
|
|
bitfld.long 0x00 28.--31. " RMDLC ,Receive buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RMPTR ,Receive buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RMTS ,Receive buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RMDF031,Receive Buffer Data Field 0 Register 31"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RMDB3 ,Receive buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RMDB2 ,Receive buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RMDB1 ,Receive buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RMDB0 ,Receive buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RMDF131,Receive Buffer Data Field 1 Register"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RMDB7 ,Receive buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RMDB6 ,Receive buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RMDB5 ,Receive buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RMDB4 ,Receive buffer data byte 4"
|
|
newline
|
|
group.long 0xB8++0x03
|
|
line.long 0x00 "RSCAN0RFCC0,Receive FIFO Buffer Configuration and Control Register 0"
|
|
bitfld.long 0x00 13.--15. " RFIGCV ,Receive FIFO interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
bitfld.long 0x00 12. " RFIM ,Receive FIFO interrupt source select" "RFIGCV condition,Msg received"
|
|
bitfld.long 0x00 8.--10. " RFDC ,Receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
newline
|
|
bitfld.long 0x00 1. " RFIE ,Receive FIFO interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RFE ,Receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0xBC++0x03
|
|
line.long 0x00 "RSCAN0RFCC1,Receive FIFO Buffer Configuration and Control Register 1"
|
|
bitfld.long 0x00 13.--15. " RFIGCV ,Receive FIFO interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
bitfld.long 0x00 12. " RFIM ,Receive FIFO interrupt source select" "RFIGCV condition,Msg received"
|
|
bitfld.long 0x00 8.--10. " RFDC ,Receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
newline
|
|
bitfld.long 0x00 1. " RFIE ,Receive FIFO interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RFE ,Receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0xC0++0x03
|
|
line.long 0x00 "RSCAN0RFCC2,Receive FIFO Buffer Configuration and Control Register 2"
|
|
bitfld.long 0x00 13.--15. " RFIGCV ,Receive FIFO interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
bitfld.long 0x00 12. " RFIM ,Receive FIFO interrupt source select" "RFIGCV condition,Msg received"
|
|
bitfld.long 0x00 8.--10. " RFDC ,Receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
newline
|
|
bitfld.long 0x00 1. " RFIE ,Receive FIFO interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RFE ,Receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0xC4++0x03
|
|
line.long 0x00 "RSCAN0RFCC3,Receive FIFO Buffer Configuration and Control Register 3"
|
|
bitfld.long 0x00 13.--15. " RFIGCV ,Receive FIFO interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
bitfld.long 0x00 12. " RFIM ,Receive FIFO interrupt source select" "RFIGCV condition,Msg received"
|
|
bitfld.long 0x00 8.--10. " RFDC ,Receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
newline
|
|
bitfld.long 0x00 1. " RFIE ,Receive FIFO interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RFE ,Receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0xC8++0x03
|
|
line.long 0x00 "RSCAN0RFCC4,Receive FIFO Buffer Configuration and Control Register 4"
|
|
bitfld.long 0x00 13.--15. " RFIGCV ,Receive FIFO interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
bitfld.long 0x00 12. " RFIM ,Receive FIFO interrupt source select" "RFIGCV condition,Msg received"
|
|
bitfld.long 0x00 8.--10. " RFDC ,Receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
newline
|
|
bitfld.long 0x00 1. " RFIE ,Receive FIFO interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RFE ,Receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0xCC++0x03
|
|
line.long 0x00 "RSCAN0RFCC5,Receive FIFO Buffer Configuration and Control Register 5"
|
|
bitfld.long 0x00 13.--15. " RFIGCV ,Receive FIFO interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
bitfld.long 0x00 12. " RFIM ,Receive FIFO interrupt source select" "RFIGCV condition,Msg received"
|
|
bitfld.long 0x00 8.--10. " RFDC ,Receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
newline
|
|
bitfld.long 0x00 1. " RFIE ,Receive FIFO interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RFE ,Receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0xD0++0x03
|
|
line.long 0x00 "RSCAN0RFCC6,Receive FIFO Buffer Configuration and Control Register 6"
|
|
bitfld.long 0x00 13.--15. " RFIGCV ,Receive FIFO interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
bitfld.long 0x00 12. " RFIM ,Receive FIFO interrupt source select" "RFIGCV condition,Msg received"
|
|
bitfld.long 0x00 8.--10. " RFDC ,Receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
newline
|
|
bitfld.long 0x00 1. " RFIE ,Receive FIFO interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RFE ,Receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0xD4++0x03
|
|
line.long 0x00 "RSCAN0RFCC7,Receive FIFO Buffer Configuration and Control Register 7"
|
|
bitfld.long 0x00 13.--15. " RFIGCV ,Receive FIFO interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
bitfld.long 0x00 12. " RFIM ,Receive FIFO interrupt source select" "RFIGCV condition,Msg received"
|
|
bitfld.long 0x00 8.--10. " RFDC ,Receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
newline
|
|
bitfld.long 0x00 1. " RFIE ,Receive FIFO interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " RFE ,Receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0xD8++0x03
|
|
line.long 0x00 "RSCAN0RFSTS0,Receive FIFO Buffer Status Register 0"
|
|
hexmask.long.byte 0x00 8.--15. 1. " RFMC ,Receive FIFO unread message counter"
|
|
bitfld.long 0x00 3. " RFIF ,Receive FIFO interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RFMLT ,Receive FIFO message lost flag" "Not lost,Lost"
|
|
newline
|
|
rbitfld.long 0x00 1. " RFFLL ,Receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " RFEMP ,Receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "RSCAN0RFSTS1,Receive FIFO Buffer Status Register 1"
|
|
hexmask.long.byte 0x00 8.--15. 1. " RFMC ,Receive FIFO unread message counter"
|
|
bitfld.long 0x00 3. " RFIF ,Receive FIFO interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RFMLT ,Receive FIFO message lost flag" "Not lost,Lost"
|
|
newline
|
|
rbitfld.long 0x00 1. " RFFLL ,Receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " RFEMP ,Receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0xE0++0x03
|
|
line.long 0x00 "RSCAN0RFSTS2,Receive FIFO Buffer Status Register 2"
|
|
hexmask.long.byte 0x00 8.--15. 1. " RFMC ,Receive FIFO unread message counter"
|
|
bitfld.long 0x00 3. " RFIF ,Receive FIFO interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RFMLT ,Receive FIFO message lost flag" "Not lost,Lost"
|
|
newline
|
|
rbitfld.long 0x00 1. " RFFLL ,Receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " RFEMP ,Receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0xE4++0x03
|
|
line.long 0x00 "RSCAN0RFSTS3,Receive FIFO Buffer Status Register 3"
|
|
hexmask.long.byte 0x00 8.--15. 1. " RFMC ,Receive FIFO unread message counter"
|
|
bitfld.long 0x00 3. " RFIF ,Receive FIFO interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RFMLT ,Receive FIFO message lost flag" "Not lost,Lost"
|
|
newline
|
|
rbitfld.long 0x00 1. " RFFLL ,Receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " RFEMP ,Receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0xE8++0x03
|
|
line.long 0x00 "RSCAN0RFSTS4,Receive FIFO Buffer Status Register 4"
|
|
hexmask.long.byte 0x00 8.--15. 1. " RFMC ,Receive FIFO unread message counter"
|
|
bitfld.long 0x00 3. " RFIF ,Receive FIFO interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RFMLT ,Receive FIFO message lost flag" "Not lost,Lost"
|
|
newline
|
|
rbitfld.long 0x00 1. " RFFLL ,Receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " RFEMP ,Receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0xEC++0x03
|
|
line.long 0x00 "RSCAN0RFSTS5,Receive FIFO Buffer Status Register 5"
|
|
hexmask.long.byte 0x00 8.--15. 1. " RFMC ,Receive FIFO unread message counter"
|
|
bitfld.long 0x00 3. " RFIF ,Receive FIFO interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RFMLT ,Receive FIFO message lost flag" "Not lost,Lost"
|
|
newline
|
|
rbitfld.long 0x00 1. " RFFLL ,Receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " RFEMP ,Receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0xF0++0x03
|
|
line.long 0x00 "RSCAN0RFSTS6,Receive FIFO Buffer Status Register 6"
|
|
hexmask.long.byte 0x00 8.--15. 1. " RFMC ,Receive FIFO unread message counter"
|
|
bitfld.long 0x00 3. " RFIF ,Receive FIFO interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RFMLT ,Receive FIFO message lost flag" "Not lost,Lost"
|
|
newline
|
|
rbitfld.long 0x00 1. " RFFLL ,Receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " RFEMP ,Receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0xF4++0x03
|
|
line.long 0x00 "RSCAN0RFSTS7,Receive FIFO Buffer Status Register 7"
|
|
hexmask.long.byte 0x00 8.--15. 1. " RFMC ,Receive FIFO unread message counter"
|
|
bitfld.long 0x00 3. " RFIF ,Receive FIFO interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " RFMLT ,Receive FIFO message lost flag" "Not lost,Lost"
|
|
newline
|
|
rbitfld.long 0x00 1. " RFFLL ,Receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " RFEMP ,Receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
wgroup.long 0xF8++0x03
|
|
line.long 0x00 "RSCAN0RFPCTR0,Receive FIFO Buffer Pointer Control Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " RFPC ,Receive FIFO pointer control"
|
|
wgroup.long 0xFC++0x03
|
|
line.long 0x00 "RSCAN0RFPCTR1,Receive FIFO Buffer Pointer Control Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " RFPC ,Receive FIFO pointer control"
|
|
wgroup.long 0x100++0x03
|
|
line.long 0x00 "RSCAN0RFPCTR2,Receive FIFO Buffer Pointer Control Register 2"
|
|
hexmask.long.byte 0x00 0.--7. 1. " RFPC ,Receive FIFO pointer control"
|
|
wgroup.long 0x104++0x03
|
|
line.long 0x00 "RSCAN0RFPCTR3,Receive FIFO Buffer Pointer Control Register 3"
|
|
hexmask.long.byte 0x00 0.--7. 1. " RFPC ,Receive FIFO pointer control"
|
|
wgroup.long 0x108++0x03
|
|
line.long 0x00 "RSCAN0RFPCTR4,Receive FIFO Buffer Pointer Control Register 4"
|
|
hexmask.long.byte 0x00 0.--7. 1. " RFPC ,Receive FIFO pointer control"
|
|
wgroup.long 0x10C++0x03
|
|
line.long 0x00 "RSCAN0RFPCTR5,Receive FIFO Buffer Pointer Control Register 5"
|
|
hexmask.long.byte 0x00 0.--7. 1. " RFPC ,Receive FIFO pointer control"
|
|
wgroup.long 0x110++0x03
|
|
line.long 0x00 "RSCAN0RFPCTR6,Receive FIFO Buffer Pointer Control Register 6"
|
|
hexmask.long.byte 0x00 0.--7. 1. " RFPC ,Receive FIFO pointer control"
|
|
wgroup.long 0x114++0x03
|
|
line.long 0x00 "RSCAN0RFPCTR7,Receive FIFO Buffer Pointer Control Register 7"
|
|
hexmask.long.byte 0x00 0.--7. 1. " RFPC ,Receive FIFO pointer control"
|
|
newline
|
|
if (((per.l(ad:0xA0078000+0xE00))&0x80000000)==0x80000000)
|
|
rgroup.long 0xE00++0x03
|
|
line.long 0x00 "RSCAN0RFID0,Receive FIFO Buffer Access ID Register 0"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RFID ,Receive FIFO buffer ID data"
|
|
else
|
|
rgroup.long 0xE00++0x03
|
|
line.long 0x00 "RSCAN0RFID0,Receive FIFO Buffer Access ID Register 0"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--10. 1. " RFID ,Receive FIFO buffer ID data"
|
|
endif
|
|
rgroup.long (0xE00+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RFPTR0,Receive FIFO BufferAccess Pointer Register 0"
|
|
bitfld.long 0x00 28.--31. " RFDLC ,Receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RFPTR ,Receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RFTS ,Receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RFDF00,Receive FIFO Buffer Access Data Field 0 Register 0"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RFDB3 ,Receive FIFO Buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RFDB2 ,Receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RFDB1 ,Receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RFDB0 ,Receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RFDF10,Receive FIFO Buffer Access Data Field 1 Register 0"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RFDB7 ,Receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RFDB6 ,Receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RFDB5 ,Receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RFDB4 ,Receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xE10))&0x80000000)==0x80000000)
|
|
rgroup.long 0xE10++0x03
|
|
line.long 0x00 "RSCAN0RFID1,Receive FIFO Buffer Access ID Register 1"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RFID ,Receive FIFO buffer ID data"
|
|
else
|
|
rgroup.long 0xE10++0x03
|
|
line.long 0x00 "RSCAN0RFID1,Receive FIFO Buffer Access ID Register 1"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--10. 1. " RFID ,Receive FIFO buffer ID data"
|
|
endif
|
|
rgroup.long (0xE10+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RFPTR1,Receive FIFO BufferAccess Pointer Register 1"
|
|
bitfld.long 0x00 28.--31. " RFDLC ,Receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RFPTR ,Receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RFTS ,Receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RFDF01,Receive FIFO Buffer Access Data Field 0 Register 1"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RFDB3 ,Receive FIFO Buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RFDB2 ,Receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RFDB1 ,Receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RFDB0 ,Receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RFDF11,Receive FIFO Buffer Access Data Field 1 Register 1"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RFDB7 ,Receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RFDB6 ,Receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RFDB5 ,Receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RFDB4 ,Receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xE20))&0x80000000)==0x80000000)
|
|
rgroup.long 0xE20++0x03
|
|
line.long 0x00 "RSCAN0RFID2,Receive FIFO Buffer Access ID Register 2"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RFID ,Receive FIFO buffer ID data"
|
|
else
|
|
rgroup.long 0xE20++0x03
|
|
line.long 0x00 "RSCAN0RFID2,Receive FIFO Buffer Access ID Register 2"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--10. 1. " RFID ,Receive FIFO buffer ID data"
|
|
endif
|
|
rgroup.long (0xE20+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RFPTR2,Receive FIFO BufferAccess Pointer Register 2"
|
|
bitfld.long 0x00 28.--31. " RFDLC ,Receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RFPTR ,Receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RFTS ,Receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RFDF02,Receive FIFO Buffer Access Data Field 0 Register 2"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RFDB3 ,Receive FIFO Buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RFDB2 ,Receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RFDB1 ,Receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RFDB0 ,Receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RFDF12,Receive FIFO Buffer Access Data Field 1 Register 2"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RFDB7 ,Receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RFDB6 ,Receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RFDB5 ,Receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RFDB4 ,Receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xE30))&0x80000000)==0x80000000)
|
|
rgroup.long 0xE30++0x03
|
|
line.long 0x00 "RSCAN0RFID3,Receive FIFO Buffer Access ID Register 3"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RFID ,Receive FIFO buffer ID data"
|
|
else
|
|
rgroup.long 0xE30++0x03
|
|
line.long 0x00 "RSCAN0RFID3,Receive FIFO Buffer Access ID Register 3"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--10. 1. " RFID ,Receive FIFO buffer ID data"
|
|
endif
|
|
rgroup.long (0xE30+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RFPTR3,Receive FIFO BufferAccess Pointer Register 3"
|
|
bitfld.long 0x00 28.--31. " RFDLC ,Receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RFPTR ,Receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RFTS ,Receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RFDF03,Receive FIFO Buffer Access Data Field 0 Register 3"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RFDB3 ,Receive FIFO Buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RFDB2 ,Receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RFDB1 ,Receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RFDB0 ,Receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RFDF13,Receive FIFO Buffer Access Data Field 1 Register 3"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RFDB7 ,Receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RFDB6 ,Receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RFDB5 ,Receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RFDB4 ,Receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xE40))&0x80000000)==0x80000000)
|
|
rgroup.long 0xE40++0x03
|
|
line.long 0x00 "RSCAN0RFID4,Receive FIFO Buffer Access ID Register 4"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RFID ,Receive FIFO buffer ID data"
|
|
else
|
|
rgroup.long 0xE40++0x03
|
|
line.long 0x00 "RSCAN0RFID4,Receive FIFO Buffer Access ID Register 4"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--10. 1. " RFID ,Receive FIFO buffer ID data"
|
|
endif
|
|
rgroup.long (0xE40+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RFPTR4,Receive FIFO BufferAccess Pointer Register 4"
|
|
bitfld.long 0x00 28.--31. " RFDLC ,Receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RFPTR ,Receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RFTS ,Receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RFDF04,Receive FIFO Buffer Access Data Field 0 Register 4"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RFDB3 ,Receive FIFO Buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RFDB2 ,Receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RFDB1 ,Receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RFDB0 ,Receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RFDF14,Receive FIFO Buffer Access Data Field 1 Register 4"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RFDB7 ,Receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RFDB6 ,Receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RFDB5 ,Receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RFDB4 ,Receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xE50))&0x80000000)==0x80000000)
|
|
rgroup.long 0xE50++0x03
|
|
line.long 0x00 "RSCAN0RFID5,Receive FIFO Buffer Access ID Register 5"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RFID ,Receive FIFO buffer ID data"
|
|
else
|
|
rgroup.long 0xE50++0x03
|
|
line.long 0x00 "RSCAN0RFID5,Receive FIFO Buffer Access ID Register 5"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--10. 1. " RFID ,Receive FIFO buffer ID data"
|
|
endif
|
|
rgroup.long (0xE50+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RFPTR5,Receive FIFO BufferAccess Pointer Register 5"
|
|
bitfld.long 0x00 28.--31. " RFDLC ,Receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RFPTR ,Receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RFTS ,Receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RFDF05,Receive FIFO Buffer Access Data Field 0 Register 5"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RFDB3 ,Receive FIFO Buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RFDB2 ,Receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RFDB1 ,Receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RFDB0 ,Receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RFDF15,Receive FIFO Buffer Access Data Field 1 Register 5"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RFDB7 ,Receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RFDB6 ,Receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RFDB5 ,Receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RFDB4 ,Receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xE60))&0x80000000)==0x80000000)
|
|
rgroup.long 0xE60++0x03
|
|
line.long 0x00 "RSCAN0RFID6,Receive FIFO Buffer Access ID Register 6"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RFID ,Receive FIFO buffer ID data"
|
|
else
|
|
rgroup.long 0xE60++0x03
|
|
line.long 0x00 "RSCAN0RFID6,Receive FIFO Buffer Access ID Register 6"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--10. 1. " RFID ,Receive FIFO buffer ID data"
|
|
endif
|
|
rgroup.long (0xE60+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RFPTR6,Receive FIFO BufferAccess Pointer Register 6"
|
|
bitfld.long 0x00 28.--31. " RFDLC ,Receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RFPTR ,Receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RFTS ,Receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RFDF06,Receive FIFO Buffer Access Data Field 0 Register 6"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RFDB3 ,Receive FIFO Buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RFDB2 ,Receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RFDB1 ,Receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RFDB0 ,Receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RFDF16,Receive FIFO Buffer Access Data Field 1 Register 6"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RFDB7 ,Receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RFDB6 ,Receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RFDB5 ,Receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RFDB4 ,Receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xE70))&0x80000000)==0x80000000)
|
|
rgroup.long 0xE70++0x03
|
|
line.long 0x00 "RSCAN0RFID7,Receive FIFO Buffer Access ID Register 7"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--28. 1. " RFID ,Receive FIFO buffer ID data"
|
|
else
|
|
rgroup.long 0xE70++0x03
|
|
line.long 0x00 "RSCAN0RFID7,Receive FIFO Buffer Access ID Register 7"
|
|
bitfld.long 0x00 31. " RFIDE ,Receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " RFRTR ,Receive FIFO buffer RTR" "Data,Remote"
|
|
hexmask.long 0x00 0.--10. 1. " RFID ,Receive FIFO buffer ID data"
|
|
endif
|
|
rgroup.long (0xE70+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0RFPTR7,Receive FIFO BufferAccess Pointer Register 7"
|
|
bitfld.long 0x00 28.--31. " RFDLC ,Receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " RFPTR ,Receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " RFTS ,Receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0RFDF07,Receive FIFO Buffer Access Data Field 0 Register 7"
|
|
hexmask.long.byte 0x04 24.--31. 1. " RFDB3 ,Receive FIFO Buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " RFDB2 ,Receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " RFDB1 ,Receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " RFDB0 ,Receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0RFDF17,Receive FIFO Buffer Access Data Field 1 Register 7"
|
|
hexmask.long.byte 0x08 24.--31. 1. " RFDB7 ,Receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " RFDB6 ,Receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " RFDB5 ,Receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " RFDB4 ,Receive FIFO buffer data byte 4"
|
|
tree.end
|
|
tree "Transmit/Receive Registers"
|
|
group.long 0x118++0x03
|
|
line.long 0x00 "RSCAN0CFCC0,Transmit/receive FIFO buffer Configuration and Control Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. " CFITT ,Set a message transmission interval"
|
|
bitfld.long 0x00 20.--23. " CFTML ,Transmit buffer link configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19. " CFITR ,Transmit/receive FIFO interval timer resolution" "ITRCP,ITRCP x 10"
|
|
newline
|
|
bitfld.long 0x00 18. " CFITSS ,Transmit/receive FIFO interval timer clock source select" "CFITR,Bit time clk"
|
|
bitfld.long 0x00 16.--17. " CFM ,Transmit/receive FIFO mode select" "Receive,Transmit,Gateway,?..."
|
|
bitfld.long 0x00 13.--15. " CFIGCV ,Transmit/receive FIFO receive interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
newline
|
|
bitfld.long 0x00 12. " CFIM ,Transmit/Receive FIFO interrupt source select" "0,1"
|
|
bitfld.long 0x00 8.--10. " CFDC ,Transmit/receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
bitfld.long 0x00 2. " CFTXIE ,Transmit/receive FIFO transmit interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " CFRXIE ,Transmit/Receive FIFO receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CFE ,Transmit/receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0x11C++0x03
|
|
line.long 0x00 "RSCAN0CFCC1,Transmit/receive FIFO buffer Configuration and Control Register 1"
|
|
hexmask.long.byte 0x00 24.--31. 1. " CFITT ,Set a message transmission interval"
|
|
bitfld.long 0x00 20.--23. " CFTML ,Transmit buffer link configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19. " CFITR ,Transmit/receive FIFO interval timer resolution" "ITRCP,ITRCP x 10"
|
|
newline
|
|
bitfld.long 0x00 18. " CFITSS ,Transmit/receive FIFO interval timer clock source select" "CFITR,Bit time clk"
|
|
bitfld.long 0x00 16.--17. " CFM ,Transmit/receive FIFO mode select" "Receive,Transmit,Gateway,?..."
|
|
bitfld.long 0x00 13.--15. " CFIGCV ,Transmit/receive FIFO receive interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
newline
|
|
bitfld.long 0x00 12. " CFIM ,Transmit/Receive FIFO interrupt source select" "0,1"
|
|
bitfld.long 0x00 8.--10. " CFDC ,Transmit/receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
bitfld.long 0x00 2. " CFTXIE ,Transmit/receive FIFO transmit interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " CFRXIE ,Transmit/Receive FIFO receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CFE ,Transmit/receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0x120++0x03
|
|
line.long 0x00 "RSCAN0CFCC2,Transmit/receive FIFO buffer Configuration and Control Register 2"
|
|
hexmask.long.byte 0x00 24.--31. 1. " CFITT ,Set a message transmission interval"
|
|
bitfld.long 0x00 20.--23. " CFTML ,Transmit buffer link configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19. " CFITR ,Transmit/receive FIFO interval timer resolution" "ITRCP,ITRCP x 10"
|
|
newline
|
|
bitfld.long 0x00 18. " CFITSS ,Transmit/receive FIFO interval timer clock source select" "CFITR,Bit time clk"
|
|
bitfld.long 0x00 16.--17. " CFM ,Transmit/receive FIFO mode select" "Receive,Transmit,Gateway,?..."
|
|
bitfld.long 0x00 13.--15. " CFIGCV ,Transmit/receive FIFO receive interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
newline
|
|
bitfld.long 0x00 12. " CFIM ,Transmit/Receive FIFO interrupt source select" "0,1"
|
|
bitfld.long 0x00 8.--10. " CFDC ,Transmit/receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
bitfld.long 0x00 2. " CFTXIE ,Transmit/receive FIFO transmit interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " CFRXIE ,Transmit/Receive FIFO receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CFE ,Transmit/receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0x124++0x03
|
|
line.long 0x00 "RSCAN0CFCC3,Transmit/receive FIFO buffer Configuration and Control Register 3"
|
|
hexmask.long.byte 0x00 24.--31. 1. " CFITT ,Set a message transmission interval"
|
|
bitfld.long 0x00 20.--23. " CFTML ,Transmit buffer link configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19. " CFITR ,Transmit/receive FIFO interval timer resolution" "ITRCP,ITRCP x 10"
|
|
newline
|
|
bitfld.long 0x00 18. " CFITSS ,Transmit/receive FIFO interval timer clock source select" "CFITR,Bit time clk"
|
|
bitfld.long 0x00 16.--17. " CFM ,Transmit/receive FIFO mode select" "Receive,Transmit,Gateway,?..."
|
|
bitfld.long 0x00 13.--15. " CFIGCV ,Transmit/receive FIFO receive interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
newline
|
|
bitfld.long 0x00 12. " CFIM ,Transmit/Receive FIFO interrupt source select" "0,1"
|
|
bitfld.long 0x00 8.--10. " CFDC ,Transmit/receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
bitfld.long 0x00 2. " CFTXIE ,Transmit/receive FIFO transmit interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " CFRXIE ,Transmit/Receive FIFO receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CFE ,Transmit/receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0x128++0x03
|
|
line.long 0x00 "RSCAN0CFCC4,Transmit/receive FIFO buffer Configuration and Control Register 4"
|
|
hexmask.long.byte 0x00 24.--31. 1. " CFITT ,Set a message transmission interval"
|
|
bitfld.long 0x00 20.--23. " CFTML ,Transmit buffer link configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19. " CFITR ,Transmit/receive FIFO interval timer resolution" "ITRCP,ITRCP x 10"
|
|
newline
|
|
bitfld.long 0x00 18. " CFITSS ,Transmit/receive FIFO interval timer clock source select" "CFITR,Bit time clk"
|
|
bitfld.long 0x00 16.--17. " CFM ,Transmit/receive FIFO mode select" "Receive,Transmit,Gateway,?..."
|
|
bitfld.long 0x00 13.--15. " CFIGCV ,Transmit/receive FIFO receive interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
newline
|
|
bitfld.long 0x00 12. " CFIM ,Transmit/Receive FIFO interrupt source select" "0,1"
|
|
bitfld.long 0x00 8.--10. " CFDC ,Transmit/receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
bitfld.long 0x00 2. " CFTXIE ,Transmit/receive FIFO transmit interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " CFRXIE ,Transmit/Receive FIFO receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CFE ,Transmit/receive FIFO buffer enable" "Disabled,Enabled"
|
|
group.long 0x12C++0x03
|
|
line.long 0x00 "RSCAN0CFCC5,Transmit/receive FIFO buffer Configuration and Control Register 5"
|
|
hexmask.long.byte 0x00 24.--31. 1. " CFITT ,Set a message transmission interval"
|
|
bitfld.long 0x00 20.--23. " CFTML ,Transmit buffer link configuration" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 19. " CFITR ,Transmit/receive FIFO interval timer resolution" "ITRCP,ITRCP x 10"
|
|
newline
|
|
bitfld.long 0x00 18. " CFITSS ,Transmit/receive FIFO interval timer clock source select" "CFITR,Bit time clk"
|
|
bitfld.long 0x00 16.--17. " CFM ,Transmit/receive FIFO mode select" "Receive,Transmit,Gateway,?..."
|
|
bitfld.long 0x00 13.--15. " CFIGCV ,Transmit/receive FIFO receive interrupt request timing select" "1/8 full,2/8 full,3/8 full,4/8 full,5/8 full,6/8 full,7/8 full,Full"
|
|
newline
|
|
bitfld.long 0x00 12. " CFIM ,Transmit/Receive FIFO interrupt source select" "0,1"
|
|
bitfld.long 0x00 8.--10. " CFDC ,Transmit/receive FIFO buffer depth configuration" "0,4,8,16,32,48,64,128"
|
|
bitfld.long 0x00 2. " CFTXIE ,Transmit/receive FIFO transmit interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " CFRXIE ,Transmit/Receive FIFO receive interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CFE ,Transmit/receive FIFO buffer enable" "Disabled,Enabled"
|
|
newline
|
|
group.long 0x178++0x03
|
|
line.long 0x00 "RSCAN0CFSTS0,Transmit/Receive FIFObuffer Status Register 0"
|
|
hexmask.long.byte 0x00 8.--15. 1. " CFMC ,Transmit/receive FIFO message counter"
|
|
bitfld.long 0x00 4. " CFTXIF ,Transmit/receive FIFO transmit interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " CFRXIF ,Transmit/receive FIFO receive interrupt request flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 2. " CFMLT ,Transmit/receive FIFO message lost flag" "Not lost,Lost"
|
|
rbitfld.long 0x00 1. " CFFLL ,Transmit/receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " CFEMP ,Transmit/receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0x17C++0x03
|
|
line.long 0x00 "RSCAN0CFSTS1,Transmit/Receive FIFObuffer Status Register 1"
|
|
hexmask.long.byte 0x00 8.--15. 1. " CFMC ,Transmit/receive FIFO message counter"
|
|
bitfld.long 0x00 4. " CFTXIF ,Transmit/receive FIFO transmit interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " CFRXIF ,Transmit/receive FIFO receive interrupt request flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 2. " CFMLT ,Transmit/receive FIFO message lost flag" "Not lost,Lost"
|
|
rbitfld.long 0x00 1. " CFFLL ,Transmit/receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " CFEMP ,Transmit/receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0x180++0x03
|
|
line.long 0x00 "RSCAN0CFSTS2,Transmit/Receive FIFObuffer Status Register 2"
|
|
hexmask.long.byte 0x00 8.--15. 1. " CFMC ,Transmit/receive FIFO message counter"
|
|
bitfld.long 0x00 4. " CFTXIF ,Transmit/receive FIFO transmit interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " CFRXIF ,Transmit/receive FIFO receive interrupt request flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 2. " CFMLT ,Transmit/receive FIFO message lost flag" "Not lost,Lost"
|
|
rbitfld.long 0x00 1. " CFFLL ,Transmit/receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " CFEMP ,Transmit/receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0x184++0x03
|
|
line.long 0x00 "RSCAN0CFSTS3,Transmit/Receive FIFObuffer Status Register 3"
|
|
hexmask.long.byte 0x00 8.--15. 1. " CFMC ,Transmit/receive FIFO message counter"
|
|
bitfld.long 0x00 4. " CFTXIF ,Transmit/receive FIFO transmit interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " CFRXIF ,Transmit/receive FIFO receive interrupt request flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 2. " CFMLT ,Transmit/receive FIFO message lost flag" "Not lost,Lost"
|
|
rbitfld.long 0x00 1. " CFFLL ,Transmit/receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " CFEMP ,Transmit/receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0x188++0x03
|
|
line.long 0x00 "RSCAN0CFSTS4,Transmit/Receive FIFObuffer Status Register 4"
|
|
hexmask.long.byte 0x00 8.--15. 1. " CFMC ,Transmit/receive FIFO message counter"
|
|
bitfld.long 0x00 4. " CFTXIF ,Transmit/receive FIFO transmit interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " CFRXIF ,Transmit/receive FIFO receive interrupt request flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 2. " CFMLT ,Transmit/receive FIFO message lost flag" "Not lost,Lost"
|
|
rbitfld.long 0x00 1. " CFFLL ,Transmit/receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " CFEMP ,Transmit/receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
group.long 0x18C++0x03
|
|
line.long 0x00 "RSCAN0CFSTS5,Transmit/Receive FIFObuffer Status Register 5"
|
|
hexmask.long.byte 0x00 8.--15. 1. " CFMC ,Transmit/receive FIFO message counter"
|
|
bitfld.long 0x00 4. " CFTXIF ,Transmit/receive FIFO transmit interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " CFRXIF ,Transmit/receive FIFO receive interrupt request flag" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 2. " CFMLT ,Transmit/receive FIFO message lost flag" "Not lost,Lost"
|
|
rbitfld.long 0x00 1. " CFFLL ,Transmit/receive FIFO buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " CFEMP ,Transmit/receive FIFO buffer empty status flag" "Not empty,Empty"
|
|
wgroup.long 0x1D8++0x03
|
|
line.long 0x00 "RSCAN0CFPCTR0,Transmit/Receive FIFO Buffer Pointer Control Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CFPC ,Transmit/receive FIFO pointer control"
|
|
wgroup.long 0x1DC++0x03
|
|
line.long 0x00 "RSCAN0CFPCTR1,Transmit/Receive FIFO Buffer Pointer Control Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CFPC ,Transmit/receive FIFO pointer control"
|
|
wgroup.long 0x1E0++0x03
|
|
line.long 0x00 "RSCAN0CFPCTR2,Transmit/Receive FIFO Buffer Pointer Control Register 2"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CFPC ,Transmit/receive FIFO pointer control"
|
|
wgroup.long 0x1E4++0x03
|
|
line.long 0x00 "RSCAN0CFPCTR3,Transmit/Receive FIFO Buffer Pointer Control Register 3"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CFPC ,Transmit/receive FIFO pointer control"
|
|
wgroup.long 0x1E8++0x03
|
|
line.long 0x00 "RSCAN0CFPCTR4,Transmit/Receive FIFO Buffer Pointer Control Register 4"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CFPC ,Transmit/receive FIFO pointer control"
|
|
wgroup.long 0x1EC++0x03
|
|
line.long 0x00 "RSCAN0CFPCTR5,Transmit/Receive FIFO Buffer Pointer Control Register 5"
|
|
hexmask.long.byte 0x00 0.--7. 1. " CFPC ,Transmit/receive FIFO pointer control"
|
|
newline
|
|
if (((per.l(ad:0xA0078000+0xE80))&0x80000000)==0x80000000)
|
|
group.long 0xE80++0x03
|
|
line.long 0x00 "RSCAN0CFID0,Transmit/Receive FIFO Buffer Access ID Register 0"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
else
|
|
group.long 0xE80++0x03
|
|
line.long 0x00 "RSCAN0CFID0,Transmit/Receive FIFO Buffer Access ID Register 0"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
endif
|
|
group.long (0xE80+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0CFPTR0,Transmit/Receive FIFO Buffer Access Pointer Register 0"
|
|
bitfld.long 0x00 28.--31. " CFDLC ,Transmit/receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " CFPTR ,Transmit/receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " CFTS ,Transmit/receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0CFDF00,Transmit/Receive FIFO Buffer Access Data Field 0 Register 0"
|
|
hexmask.long.byte 0x04 24.--31. 1. " CFDB3 ,Transmit/receive FIFO buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " CFDB2 ,Transmit/receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " CFDB1 ,Transmit/receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " CFDB0 ,Transmit/receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0CFDF10,Transmit/Receive FIFO Buffer Access Data Field 1 Register 0"
|
|
hexmask.long.byte 0x08 24.--31. 1. " CFDB7 ,Transmit/receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " CFDB6 ,Transmit/receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " CFDB5 ,Transmit/receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " CFDB4 ,Transmit/receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xE90))&0x80000000)==0x80000000)
|
|
group.long 0xE90++0x03
|
|
line.long 0x00 "RSCAN0CFID1,Transmit/Receive FIFO Buffer Access ID Register 1"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
else
|
|
group.long 0xE90++0x03
|
|
line.long 0x00 "RSCAN0CFID1,Transmit/Receive FIFO Buffer Access ID Register 1"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
endif
|
|
group.long (0xE90+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0CFPTR1,Transmit/Receive FIFO Buffer Access Pointer Register 1"
|
|
bitfld.long 0x00 28.--31. " CFDLC ,Transmit/receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " CFPTR ,Transmit/receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " CFTS ,Transmit/receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0CFDF01,Transmit/Receive FIFO Buffer Access Data Field 0 Register 1"
|
|
hexmask.long.byte 0x04 24.--31. 1. " CFDB3 ,Transmit/receive FIFO buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " CFDB2 ,Transmit/receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " CFDB1 ,Transmit/receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " CFDB0 ,Transmit/receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0CFDF11,Transmit/Receive FIFO Buffer Access Data Field 1 Register 1"
|
|
hexmask.long.byte 0x08 24.--31. 1. " CFDB7 ,Transmit/receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " CFDB6 ,Transmit/receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " CFDB5 ,Transmit/receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " CFDB4 ,Transmit/receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xEA0))&0x80000000)==0x80000000)
|
|
group.long 0xEA0++0x03
|
|
line.long 0x00 "RSCAN0CFID2,Transmit/Receive FIFO Buffer Access ID Register 2"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
else
|
|
group.long 0xEA0++0x03
|
|
line.long 0x00 "RSCAN0CFID2,Transmit/Receive FIFO Buffer Access ID Register 2"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
endif
|
|
group.long (0xEA0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0CFPTR2,Transmit/Receive FIFO Buffer Access Pointer Register 2"
|
|
bitfld.long 0x00 28.--31. " CFDLC ,Transmit/receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " CFPTR ,Transmit/receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " CFTS ,Transmit/receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0CFDF02,Transmit/Receive FIFO Buffer Access Data Field 0 Register 2"
|
|
hexmask.long.byte 0x04 24.--31. 1. " CFDB3 ,Transmit/receive FIFO buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " CFDB2 ,Transmit/receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " CFDB1 ,Transmit/receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " CFDB0 ,Transmit/receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0CFDF12,Transmit/Receive FIFO Buffer Access Data Field 1 Register 2"
|
|
hexmask.long.byte 0x08 24.--31. 1. " CFDB7 ,Transmit/receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " CFDB6 ,Transmit/receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " CFDB5 ,Transmit/receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " CFDB4 ,Transmit/receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xEB0))&0x80000000)==0x80000000)
|
|
group.long 0xEB0++0x03
|
|
line.long 0x00 "RSCAN0CFID3,Transmit/Receive FIFO Buffer Access ID Register 3"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
else
|
|
group.long 0xEB0++0x03
|
|
line.long 0x00 "RSCAN0CFID3,Transmit/Receive FIFO Buffer Access ID Register 3"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
endif
|
|
group.long (0xEB0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0CFPTR3,Transmit/Receive FIFO Buffer Access Pointer Register 3"
|
|
bitfld.long 0x00 28.--31. " CFDLC ,Transmit/receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " CFPTR ,Transmit/receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " CFTS ,Transmit/receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0CFDF03,Transmit/Receive FIFO Buffer Access Data Field 0 Register 3"
|
|
hexmask.long.byte 0x04 24.--31. 1. " CFDB3 ,Transmit/receive FIFO buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " CFDB2 ,Transmit/receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " CFDB1 ,Transmit/receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " CFDB0 ,Transmit/receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0CFDF13,Transmit/Receive FIFO Buffer Access Data Field 1 Register 3"
|
|
hexmask.long.byte 0x08 24.--31. 1. " CFDB7 ,Transmit/receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " CFDB6 ,Transmit/receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " CFDB5 ,Transmit/receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " CFDB4 ,Transmit/receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xEC0))&0x80000000)==0x80000000)
|
|
group.long 0xEC0++0x03
|
|
line.long 0x00 "RSCAN0CFID4,Transmit/Receive FIFO Buffer Access ID Register 4"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
else
|
|
group.long 0xEC0++0x03
|
|
line.long 0x00 "RSCAN0CFID4,Transmit/Receive FIFO Buffer Access ID Register 4"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
endif
|
|
group.long (0xEC0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0CFPTR4,Transmit/Receive FIFO Buffer Access Pointer Register 4"
|
|
bitfld.long 0x00 28.--31. " CFDLC ,Transmit/receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " CFPTR ,Transmit/receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " CFTS ,Transmit/receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0CFDF04,Transmit/Receive FIFO Buffer Access Data Field 0 Register 4"
|
|
hexmask.long.byte 0x04 24.--31. 1. " CFDB3 ,Transmit/receive FIFO buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " CFDB2 ,Transmit/receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " CFDB1 ,Transmit/receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " CFDB0 ,Transmit/receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0CFDF14,Transmit/Receive FIFO Buffer Access Data Field 1 Register 4"
|
|
hexmask.long.byte 0x08 24.--31. 1. " CFDB7 ,Transmit/receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " CFDB6 ,Transmit/receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " CFDB5 ,Transmit/receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " CFDB4 ,Transmit/receive FIFO buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0xED0))&0x80000000)==0x80000000)
|
|
group.long 0xED0++0x03
|
|
line.long 0x00 "RSCAN0CFID5,Transmit/Receive FIFO Buffer Access ID Register 5"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
else
|
|
group.long 0xED0++0x03
|
|
line.long 0x00 "RSCAN0CFID5,Transmit/Receive FIFO Buffer Access ID Register 5"
|
|
bitfld.long 0x00 31. " CFIDE ,Transmit/receive FIFO buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " CFRTR ,Transmit/receive FIFO buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Disabled,Enabled"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " CFID ,Transmit/receive FIFO buffer ID data"
|
|
endif
|
|
group.long (0xED0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0CFPTR5,Transmit/Receive FIFO Buffer Access Pointer Register 5"
|
|
bitfld.long 0x00 28.--31. " CFDLC ,Transmit/receive FIFO buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.word 0x00 16.--27. 1. " CFPTR ,Transmit/receive FIFO buffer label data"
|
|
hexmask.long.word 0x00 0.--15. 1. " CFTS ,Transmit/receive FIFO buffer timestamp data"
|
|
line.long 0x04 "RSCAN0CFDF05,Transmit/Receive FIFO Buffer Access Data Field 0 Register 5"
|
|
hexmask.long.byte 0x04 24.--31. 1. " CFDB3 ,Transmit/receive FIFO buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " CFDB2 ,Transmit/receive FIFO buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " CFDB1 ,Transmit/receive FIFO buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " CFDB0 ,Transmit/receive FIFO buffer data byte 0"
|
|
line.long 0x08 "RSCAN0CFDF15,Transmit/Receive FIFO Buffer Access Data Field 1 Register 5"
|
|
hexmask.long.byte 0x08 24.--31. 1. " CFDB7 ,Transmit/receive FIFO buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " CFDB6 ,Transmit/receive FIFO buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " CFDB5 ,Transmit/receive FIFO buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " CFDB4 ,Transmit/receive FIFO buffer data byte 4"
|
|
newline
|
|
rgroup.long 0x238++0x17
|
|
line.long 0x00 "RSCAN0FESTS,FIFO Empty Status Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 22. " CF14EMP ,Transmit/receive FIFO buffer empty status flag 14" "Not empty,Empty"
|
|
bitfld.long 0x00 21. " CF13EMP ,Transmit/receive FIFO buffer empty status flag 13" "Not empty,Empty"
|
|
bitfld.long 0x00 20. " CF12EMP ,Transmit/receive FIFO buffer empty status flag 12" "Not empty,Empty"
|
|
newline
|
|
bitfld.long 0x00 19. " CF11EMP ,Transmit/receive FIFO buffer empty status flag 11" "Not empty,Empty"
|
|
bitfld.long 0x00 18. " CF10EMP ,Transmit/receive FIFO buffer empty status flag 10" "Not empty,Empty"
|
|
bitfld.long 0x00 17. " CF9EMP ,Transmit/receive FIFO buffer empty status flag 9" "Not empty,Empty"
|
|
newline
|
|
bitfld.long 0x00 16. " CF8EMP ,Transmit/receive FIFO buffer empty status flag 8" "Not empty,Empty"
|
|
bitfld.long 0x00 15. " CF7EMP ,Transmit/receive FIFO buffer empty status flag 7" "Not empty,Empty"
|
|
bitfld.long 0x00 14. " CF6EMP ,Transmit/receive FIFO buffer empty status flag 6" "Not empty,Empty"
|
|
newline
|
|
endif
|
|
bitfld.long 0x00 13. " CF5EMP ,Transmit/receive FIFO buffer empty status flag 5" "Not empty,Empty"
|
|
bitfld.long 0x00 12. " CF4EMP ,Transmit/receive FIFO buffer empty status flag 4" "Not empty,Empty"
|
|
bitfld.long 0x00 11. " CF3EMP ,Transmit/receive FIFO buffer empty status flag 3" "Not empty,Empty"
|
|
newline
|
|
bitfld.long 0x00 10. " CF2EMP ,Transmit/receive FIFO buffer empty status flag 2" "Not empty,Empty"
|
|
bitfld.long 0x00 9. " CF1EMP ,Transmit/receive FIFO buffer empty status flag 1" "Not empty,Empty"
|
|
bitfld.long 0x00 8. " CF0EMP ,Transmit/receive FIFO buffer empty status flag 0" "Not empty,Empty"
|
|
newline
|
|
bitfld.long 0x00 7. " RF7EMP ,Receive FIFO Buffer Empty Status Flag 7" "Not empty,Empty"
|
|
bitfld.long 0x00 6. " RF6EMP ,Receive FIFO Buffer Empty Status Flag 6" "Not empty,Empty"
|
|
bitfld.long 0x00 5. " RF5EMP ,Receive FIFO Buffer Empty Status Flag 5" "Not empty,Empty"
|
|
newline
|
|
bitfld.long 0x00 4. " RF4EMP ,Receive FIFO Buffer Empty Status Flag 4" "Not empty,Empty"
|
|
bitfld.long 0x00 3. " RF3EMP ,Receive FIFO Buffer Empty Status Flag 3" "Not empty,Empty"
|
|
bitfld.long 0x00 2. " RF2EMP ,Receive FIFO Buffer Empty Status Flag 2" "Not empty,Empty"
|
|
newline
|
|
bitfld.long 0x00 1. " RF1EMP ,Receive FIFO Buffer Empty Status Flag 1" "Not empty,Empty"
|
|
bitfld.long 0x00 0. " RF0EMP ,Receive FIFO Buffer Empty Status Flag 0" "Not empty,Empty"
|
|
line.long 0x04 "RSCAN0FFSTS,FIFO Full Status Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 22. " CF14FLL ,Transmit/receive FIFO buffer full status flag 14" "Not full,Full"
|
|
bitfld.long 0x04 21. " CF13FLL ,Transmit/receive FIFO buffer full status flag 13" "Not full,Full"
|
|
bitfld.long 0x04 20. " CF12FLL ,Transmit/receive FIFO buffer full status flag 12" "Not full,Full"
|
|
newline
|
|
bitfld.long 0x04 19. " CF11FLL ,Transmit/receive FIFO buffer full status flag 11" "Not full,Full"
|
|
bitfld.long 0x04 18. " CF10FLL ,Transmit/receive FIFO buffer full status flag 10" "Not full,Full"
|
|
bitfld.long 0x04 17. " CF9FLL ,Transmit/receive FIFO buffer full status flag 9" "Not full,Full"
|
|
newline
|
|
bitfld.long 0x04 16. " CF8FLL ,Transmit/receive FIFO buffer full status flag 8" "Not full,Full"
|
|
bitfld.long 0x04 15. " CF7FLL ,Transmit/receive FIFO buffer full status flag 7" "Not full,Full"
|
|
bitfld.long 0x04 14. " CF6FLL ,Transmit/receive FIFO buffer full status flag 6" "Not full,Full"
|
|
newline
|
|
endif
|
|
bitfld.long 0x04 13. " CF5FLL ,Transmit/receive FIFO buffer full status flag 5" "Not full,Full"
|
|
bitfld.long 0x04 12. " CF4FLL ,Transmit/receive FIFO buffer full status flag 4" "Not full,Full"
|
|
bitfld.long 0x04 11. " CF3FLL ,Transmit/receive FIFO buffer full status flag 3" "Not full,Full"
|
|
newline
|
|
bitfld.long 0x04 10. " CF2FLL ,Transmit/receive FIFO buffer full status flag 2" "Not full,Full"
|
|
bitfld.long 0x04 9. " CF1FLL ,Transmit/receive FIFO buffer full status flag 1" "Not full,Full"
|
|
bitfld.long 0x04 8. " CF0FLL ,Transmit/receive FIFO buffer full status flag 0" "Not full,Full"
|
|
newline
|
|
bitfld.long 0x04 7. " RF7FLL ,Receive FIFO Buffer Full Status Flag 7" "Not full,Full"
|
|
bitfld.long 0x04 6. " RF6FLL ,Receive FIFO Buffer Full Status Flag 6" "Not full,Full"
|
|
bitfld.long 0x04 5. " RF5FLL ,Receive FIFO Buffer Full Status Flag 5" "Not full,Full"
|
|
newline
|
|
bitfld.long 0x04 4. " RF4FLL ,Receive FIFO Buffer Full Status Flag 4" "Not full,Full"
|
|
bitfld.long 0x04 3. " RF3FLL ,Receive FIFO Buffer Full Status Flag 3" "Not full,Full"
|
|
bitfld.long 0x04 2. " RF2FLL ,Receive FIFO Buffer Full Status Flag 2" "Not full,Full"
|
|
newline
|
|
bitfld.long 0x04 1. " RF1FLL ,Receive FIFO Buffer Full Status Flag 1" "Not full,Full"
|
|
bitfld.long 0x04 0. " RF0FLL ,Receive FIFO Buffer Full Status Flag 0" "Not full,Full"
|
|
line.long 0x08 "RSCAN0FMSTS,FIFO Message Lost Status Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x08 22. " CF14MLT ,Transmit/receive FIFO buffer message lost status flag 14" "Not lost,Lost"
|
|
bitfld.long 0x08 21. " CF13MLT ,Transmit/receive FIFO buffer message lost status flag 13" "Not lost,Lost"
|
|
bitfld.long 0x08 20. " CF12MLT ,Transmit/receive FIFO buffer message lost status flag 12" "Not lost,Lost"
|
|
newline
|
|
bitfld.long 0x08 19. " CF11MLT ,Transmit/receive FIFO buffer message lost status flag 11" "Not lost,Lost"
|
|
bitfld.long 0x08 18. " CF10MLT ,Transmit/receive FIFO buffer message lost status flag 10" "Not lost,Lost"
|
|
bitfld.long 0x08 17. " CF9MLT ,Transmit/receive FIFO buffer message lost status flag 9" "Not lost,Lost"
|
|
newline
|
|
bitfld.long 0x08 16. " CF8MLT ,Transmit/receive FIFO buffer message lost status flag 8" "Not lost,Lost"
|
|
bitfld.long 0x08 15. " CF7MLT ,Transmit/receive FIFO buffer message lost status flag 7" "Not lost,Lost"
|
|
bitfld.long 0x08 14. " CF6MLT ,Transmit/receive FIFO buffer message lost status flag 6" "Not lost,Lost"
|
|
newline
|
|
endif
|
|
bitfld.long 0x08 13. " CF5MLT ,Transmit/receive FIFO buffer message lost status flag 5" "Not lost,Lost"
|
|
bitfld.long 0x08 12. " CF4MLT ,Transmit/receive FIFO buffer message lost status flag 4" "Not lost,Lost"
|
|
bitfld.long 0x08 11. " CF3MLT ,Transmit/receive FIFO buffer message lost status flag 3" "Not lost,Lost"
|
|
newline
|
|
bitfld.long 0x08 10. " CF2MLT ,Transmit/receive FIFO buffer message lost status flag 2" "Not lost,Lost"
|
|
bitfld.long 0x08 9. " CF1MLT ,Transmit/receive FIFO buffer message lost status flag 1" "Not lost,Lost"
|
|
bitfld.long 0x08 8. " CF0MLT ,Transmit/receive FIFO buffer message lost status flag 0" "Not lost,Lost"
|
|
newline
|
|
bitfld.long 0x08 7. " RF7MLT ,Receive FIFO buffer message lost status flag 7" "Not lost,Lost"
|
|
bitfld.long 0x08 6. " RF6MLT ,Receive FIFO buffer message lost status flag 6" "Not lost,Lost"
|
|
bitfld.long 0x08 5. " RF5MLT ,Receive FIFO buffer message lost status flag 5" "Not lost,Lost"
|
|
newline
|
|
bitfld.long 0x08 4. " RF4MLT ,Receive FIFO buffer message lost status flag 4" "Not lost,Lost"
|
|
bitfld.long 0x08 3. " RF3MLT ,Receive FIFO buffer message lost status flag 3" "Not lost,Lost"
|
|
bitfld.long 0x08 2. " RF2MLT ,Receive FIFO buffer message lost status flag 2" "Not lost,Lost"
|
|
newline
|
|
bitfld.long 0x08 1. " RF1MLT ,Receive FIFO buffer message lost status flag 1" "Not lost,Lost"
|
|
bitfld.long 0x08 0. " RF0MLT ,Receive FIFO buffer message lost status flag 0" "Not lost,Lost"
|
|
line.long 0x0C "RSCAN0RFISTS,Receive FIFO Buffer Interrupt Flag Status Register"
|
|
bitfld.long 0x0C 7. " RF7IF ,Receive FIFO buffer interrupt request status flag 7" "Not requested,Requested"
|
|
bitfld.long 0x0C 6. " RF6IF ,Receive FIFO buffer interrupt request status flag 6" "Not requested,Requested"
|
|
bitfld.long 0x0C 5. " RF5IF ,Receive FIFO buffer interrupt request status flag 5" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 4. " RF4IF ,Receive FIFO buffer interrupt request status flag 4" "Not requested,Requested"
|
|
bitfld.long 0x0C 3. " RF3IF ,Receive FIFO buffer interrupt request status flag 3" "Not requested,Requested"
|
|
bitfld.long 0x0C 2. " RF2IF ,Receive FIFO buffer interrupt request status flag 2" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x0C 1. " RF1IF ,Receive FIFO buffer interrupt request status flag 1" "Not requested,Requested"
|
|
bitfld.long 0x0C 0. " RF0IF ,Receive FIFO buffer interrupt request status flag 0" "Not requested,Requested"
|
|
line.long 0x10 "RSCAN0CFRISTS,Transmit/receiveFIFO buffer Receive Interrupt Flag Status Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x10 14. " CF14RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 14" "Not requested,Requested"
|
|
bitfld.long 0x10 13. " CF13RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 13" "Not requested,Requested"
|
|
bitfld.long 0x10 12. " CF12RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 12" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 11. " CF11RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 11" "Not requested,Requested"
|
|
bitfld.long 0x10 10. " CF10RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 10" "Not requested,Requested"
|
|
bitfld.long 0x10 9. " CF9RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 9" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 8. " CF8RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 8" "Not requested,Requested"
|
|
bitfld.long 0x10 7. " CF7RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 7" "Not requested,Requested"
|
|
bitfld.long 0x10 6. " CF6RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 6" "Not requested,Requested"
|
|
newline
|
|
endif
|
|
bitfld.long 0x10 5. " CF5RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 5" "Not requested,Requested"
|
|
bitfld.long 0x10 4. " CF4RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 4" "Not requested,Requested"
|
|
bitfld.long 0x10 3. " CF3RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 3" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x10 2. " CF2RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 2" "Not requested,Requested"
|
|
bitfld.long 0x10 1. " CF1RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 1" "Not requested,Requested"
|
|
bitfld.long 0x10 0. " CF0RXIF ,Transmit/receive FIFO buffer receive interrupt request status flag 0" "Not requested,Requested"
|
|
line.long 0x14 "RSCAN0CFTISTS,Transmit/receive FIFO buffer Transmit Interrupt Flag Status Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x14 14. " CF14TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 14" "Not requested,Requested"
|
|
bitfld.long 0x14 13. " CF13TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 13" "Not requested,Requested"
|
|
bitfld.long 0x14 12. " CF12TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 12" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 11. " CF11TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 11" "Not requested,Requested"
|
|
bitfld.long 0x14 10. " CF10TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 10" "Not requested,Requested"
|
|
bitfld.long 0x14 9. " CF9TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 9" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 8. " CF8TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 8" "Not requested,Requested"
|
|
bitfld.long 0x14 7. " CF7TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 7" "Not requested,Requested"
|
|
bitfld.long 0x14 6. " CF6TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 6" "Not requested,Requested"
|
|
newline
|
|
endif
|
|
bitfld.long 0x14 5. " CF5TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 5" "Not requested,Requested"
|
|
bitfld.long 0x14 4. " CF4TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 4" "Not requested,Requested"
|
|
bitfld.long 0x14 3. " CF3TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 3" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x14 2. " CF2TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 2" "Not requested,Requested"
|
|
bitfld.long 0x14 1. " CF1TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 1" "Not requested,Requested"
|
|
bitfld.long 0x14 0. " CF0TXIF ,Transmit/receive FIFO buffer transmit interrupt request status flag 0" "Not requested,Requested"
|
|
tree.end
|
|
width 17.
|
|
tree "Transmit Registers"
|
|
group.byte 0x250++0x00
|
|
line.byte 0x00 "RSCAN0TMC0,Transmit BufferControl Register 0"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x251++0x00
|
|
line.byte 0x00 "RSCAN0TMC1,Transmit BufferControl Register 1"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x252++0x00
|
|
line.byte 0x00 "RSCAN0TMC2,Transmit BufferControl Register 2"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x253++0x00
|
|
line.byte 0x00 "RSCAN0TMC3,Transmit BufferControl Register 3"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x254++0x00
|
|
line.byte 0x00 "RSCAN0TMC4,Transmit BufferControl Register 4"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x255++0x00
|
|
line.byte 0x00 "RSCAN0TMC5,Transmit BufferControl Register 5"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x256++0x00
|
|
line.byte 0x00 "RSCAN0TMC6,Transmit BufferControl Register 6"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x257++0x00
|
|
line.byte 0x00 "RSCAN0TMC7,Transmit BufferControl Register 7"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x258++0x00
|
|
line.byte 0x00 "RSCAN0TMC8,Transmit BufferControl Register 8"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x259++0x00
|
|
line.byte 0x00 "RSCAN0TMC9,Transmit BufferControl Register 9"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x25A++0x00
|
|
line.byte 0x00 "RSCAN0TMC10,Transmit BufferControl Register 10"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x25B++0x00
|
|
line.byte 0x00 "RSCAN0TMC11,Transmit BufferControl Register 11"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x25C++0x00
|
|
line.byte 0x00 "RSCAN0TMC12,Transmit BufferControl Register 12"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x25D++0x00
|
|
line.byte 0x00 "RSCAN0TMC13,Transmit BufferControl Register 13"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x25E++0x00
|
|
line.byte 0x00 "RSCAN0TMC14,Transmit BufferControl Register 14"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x25F++0x00
|
|
line.byte 0x00 "RSCAN0TMC15,Transmit BufferControl Register 15"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x260++0x00
|
|
line.byte 0x00 "RSCAN0TMC16,Transmit BufferControl Register 16"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x261++0x00
|
|
line.byte 0x00 "RSCAN0TMC17,Transmit BufferControl Register 17"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x262++0x00
|
|
line.byte 0x00 "RSCAN0TMC18,Transmit BufferControl Register 18"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x263++0x00
|
|
line.byte 0x00 "RSCAN0TMC19,Transmit BufferControl Register 19"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x264++0x00
|
|
line.byte 0x00 "RSCAN0TMC20,Transmit BufferControl Register 20"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x265++0x00
|
|
line.byte 0x00 "RSCAN0TMC21,Transmit BufferControl Register 21"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x266++0x00
|
|
line.byte 0x00 "RSCAN0TMC22,Transmit BufferControl Register 22"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x267++0x00
|
|
line.byte 0x00 "RSCAN0TMC23,Transmit BufferControl Register 23"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x268++0x00
|
|
line.byte 0x00 "RSCAN0TMC24,Transmit BufferControl Register 24"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x269++0x00
|
|
line.byte 0x00 "RSCAN0TMC25,Transmit BufferControl Register 25"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x26A++0x00
|
|
line.byte 0x00 "RSCAN0TMC26,Transmit BufferControl Register 26"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x26B++0x00
|
|
line.byte 0x00 "RSCAN0TMC27,Transmit BufferControl Register 27"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x26C++0x00
|
|
line.byte 0x00 "RSCAN0TMC28,Transmit BufferControl Register 28"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x26D++0x00
|
|
line.byte 0x00 "RSCAN0TMC29,Transmit BufferControl Register 29"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x26E++0x00
|
|
line.byte 0x00 "RSCAN0TMC30,Transmit BufferControl Register 30"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
group.byte 0x26F++0x00
|
|
line.byte 0x00 "RSCAN0TMC31,Transmit BufferControl Register 31"
|
|
bitfld.byte 0x00 2. " TMOM ,One-shot transmission enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 1. " TMTAR ,Transmit abort request" "Not requested,Requested"
|
|
bitfld.byte 0x00 0. " TMTR ,Transmit request" "Not requested,Requested"
|
|
newline
|
|
group.byte 0x2D0++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS0,Transmit Buffer Status Register 0"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D1++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS1,Transmit Buffer Status Register 1"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D2++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS2,Transmit Buffer Status Register 2"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D3++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS3,Transmit Buffer Status Register 3"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D4++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS4,Transmit Buffer Status Register 4"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D5++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS5,Transmit Buffer Status Register 5"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D6++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS6,Transmit Buffer Status Register 6"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D7++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS7,Transmit Buffer Status Register 7"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D8++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS8,Transmit Buffer Status Register 8"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2D9++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS9,Transmit Buffer Status Register 9"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2DA++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS10,Transmit Buffer Status Register 10"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2DB++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS11,Transmit Buffer Status Register 11"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2DC++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS12,Transmit Buffer Status Register 12"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2DD++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS13,Transmit Buffer Status Register 13"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2DE++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS14,Transmit Buffer Status Register 14"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2DF++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS15,Transmit Buffer Status Register 15"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E0++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS16,Transmit Buffer Status Register 16"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E1++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS17,Transmit Buffer Status Register 17"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E2++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS18,Transmit Buffer Status Register 18"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E3++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS19,Transmit Buffer Status Register 19"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E4++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS20,Transmit Buffer Status Register 20"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E5++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS21,Transmit Buffer Status Register 21"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E6++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS22,Transmit Buffer Status Register 22"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E7++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS23,Transmit Buffer Status Register 23"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E8++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS24,Transmit Buffer Status Register 24"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2E9++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS25,Transmit Buffer Status Register 25"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2EA++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS26,Transmit Buffer Status Register 26"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2EB++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS27,Transmit Buffer Status Register 27"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2EC++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS28,Transmit Buffer Status Register 28"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2ED++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS29,Transmit Buffer Status Register 29"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2EE++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS30,Transmit Buffer Status Register 30"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
group.byte 0x2EF++0x00
|
|
line.byte 0x00 "RSCAN0TMSTS31,Transmit Buffer Status Register 31"
|
|
bitfld.byte 0x00 4. " TMTARM ,Transmit buffer transmit abort request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 3. " TMTRM ,Transmit buffer transmit request status flag" "Not requested,Requested"
|
|
bitfld.byte 0x00 1.--2. " TMTRF ,Transmit buffer transmit result status flag" "In progress/Not requested,Completed,Completed without abort,Completed with abort"
|
|
newline
|
|
bitfld.byte 0x00 0. " TMTSTS ,Transmit buffer transmit status flag" "Disabled,Enabled"
|
|
newline
|
|
rgroup.long 0x350++0x03
|
|
line.long 0x00 "RSCAN0TMTRSTS0,Transmit BufferTransmit Request Status Register 0"
|
|
bitfld.long 0x00 31. " TMTRSTS31 ,Transmit buffer transmit request status flag 31" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " TMTRSTS30 ,Transmit buffer transmit request status flag 30" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " TMTRSTS29 ,Transmit buffer transmit request status flag 29" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 28. " TMTRSTS28 ,Transmit buffer transmit request status flag 28" "Not requested,Requested"
|
|
bitfld.long 0x00 27. " TMTRSTS27 ,Transmit buffer transmit request status flag 27" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " TMTRSTS26 ,Transmit buffer transmit request status flag 26" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 25. " TMTRSTS25 ,Transmit buffer transmit request status flag 25" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " TMTRSTS24 ,Transmit buffer transmit request status flag 24" "Not requested,Requested"
|
|
bitfld.long 0x00 23. " TMTRSTS23 ,Transmit buffer transmit request status flag 23" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 22. " TMTRSTS22 ,Transmit buffer transmit request status flag 22" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " TMTRSTS21 ,Transmit buffer transmit request status flag 21" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " TMTRSTS20 ,Transmit buffer transmit request status flag 20" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " TMTRSTS19 ,Transmit buffer transmit request status flag 19" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " TMTRSTS18 ,Transmit buffer transmit request status flag 18" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " TMTRSTS17 ,Transmit buffer transmit request status flag 17" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 16. " TMTRSTS16 ,Transmit buffer transmit request status flag 16" "Not requested,Requested"
|
|
bitfld.long 0x00 15. " TMTRSTS15 ,Transmit buffer transmit request status flag 15" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " TMTRSTS14 ,Transmit buffer transmit request status flag 14" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 13. " TMTRSTS13 ,Transmit buffer transmit request status flag 13" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " TMTRSTS12 ,Transmit buffer transmit request status flag 12" "Not requested,Requested"
|
|
bitfld.long 0x00 11. " TMTRSTS11 ,Transmit buffer transmit request status flag 11" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 10. " TMTRSTS10 ,Transmit buffer transmit request status flag 10" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " TMTRSTS9 ,Transmit buffer transmit request status flag 9" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " TMTRSTS8 ,Transmit buffer transmit request status flag 8" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " TMTRSTS7 ,Transmit buffer transmit request status flag 7" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " TMTRSTS6 ,Transmit buffer transmit request status flag 6" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " TMTRSTS5 ,Transmit buffer transmit request status flag 5" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " TMTRSTS4 ,Transmit buffer transmit request status flag 4" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " TMTRSTS3 ,Transmit buffer transmit request status flag 3" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " TMTRSTS2 ,Transmit buffer transmit request status flag 2" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 1. " TMTRSTS1 ,Transmit buffer transmit request status flag 1" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " TMTRSTS0 ,Transmit buffer transmit request status flag 0" "Not requested,Requested"
|
|
sif !cpuis("R7S91*")
|
|
rgroup.long 0x354++0x07
|
|
line.long 0x00 "RSCAN0TMTRSTS1,Transmit BufferTransmit Request Status Register 1"
|
|
bitfld.long 0x00 31. " TMTRSTS63 ,Transmit buffer transmit request status flag 63" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " TMTRSTS62 ,Transmit buffer transmit request status flag 62" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " TMTRSTS61 ,Transmit buffer transmit request status flag 61" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 28. " TMTRSTS60 ,Transmit buffer transmit request status flag 60" "Not requested,Requested"
|
|
bitfld.long 0x00 27. " TMTRSTS59 ,Transmit buffer transmit request status flag 59" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " TMTRSTS58 ,Transmit buffer transmit request status flag 58" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 25. " TMTRSTS57 ,Transmit buffer transmit request status flag 57" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " TMTRSTS56 ,Transmit buffer transmit request status flag 56" "Not requested,Requested"
|
|
bitfld.long 0x00 23. " TMTRSTS55 ,Transmit buffer transmit request status flag 55" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 22. " TMTRSTS54 ,Transmit buffer transmit request status flag 54" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " TMTRSTS53 ,Transmit buffer transmit request status flag 53" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " TMTRSTS52 ,Transmit buffer transmit request status flag 52" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " TMTRSTS51 ,Transmit buffer transmit request status flag 51" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " TMTRSTS50 ,Transmit buffer transmit request status flag 50" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " TMTRSTS49 ,Transmit buffer transmit request status flag 49" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 16. " TMTRSTS48 ,Transmit buffer transmit request status flag 48" "Not requested,Requested"
|
|
bitfld.long 0x00 15. " TMTRSTS47 ,Transmit buffer transmit request status flag 47" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " TMTRSTS46 ,Transmit buffer transmit request status flag 46" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 13. " TMTRSTS45 ,Transmit buffer transmit request status flag 45" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " TMTRSTS44 ,Transmit buffer transmit request status flag 44" "Not requested,Requested"
|
|
bitfld.long 0x00 11. " TMTRSTS43 ,Transmit buffer transmit request status flag 43" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 10. " TMTRSTS42 ,Transmit buffer transmit request status flag 42" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " TMTRSTS41 ,Transmit buffer transmit request status flag 41" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " TMTRSTS40 ,Transmit buffer transmit request status flag 40" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " TMTRSTS39 ,Transmit buffer transmit request status flag 39" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " TMTRSTS38 ,Transmit buffer transmit request status flag 38" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " TMTRSTS37 ,Transmit buffer transmit request status flag 37" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " TMTRSTS36 ,Transmit buffer transmit request status flag 36" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " TMTRSTS35 ,Transmit buffer transmit request status flag 35" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " TMTRSTS34 ,Transmit buffer transmit request status flag 34" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 1. " TMTRSTS33 ,Transmit buffer transmit request status flag 33" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " TMTRSTS32 ,Transmit buffer transmit request status flag 32" "Not requested,Requested"
|
|
line.long 0x04 "RSCAN0TMTRSTS2,Transmit Buffer Transmit Request Status Register 2"
|
|
bitfld.long 0x04 15. " TMTRSTS79 ,Transmit buffer transmit request status flag 79" "Not requested,Requested"
|
|
bitfld.long 0x04 14. " TMTRSTS78 ,Transmit buffer transmit request status flag 78" "Not requested,Requested"
|
|
bitfld.long 0x04 13. " TMTRSTS77 ,Transmit buffer transmit request status flag 77" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 12. " TMTRSTS76 ,Transmit buffer transmit request status flag 76" "Not requested,Requested"
|
|
bitfld.long 0x04 11. " TMTRSTS75 ,Transmit buffer transmit request status flag 75" "Not requested,Requested"
|
|
bitfld.long 0x04 10. " TMTRSTS74 ,Transmit buffer transmit request status flag 74" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 9. " TMTRSTS73 ,Transmit buffer transmit request status flag 73" "Not requested,Requested"
|
|
bitfld.long 0x04 8. " TMTRSTS72 ,Transmit buffer transmit request status flag 72" "Not requested,Requested"
|
|
bitfld.long 0x04 7. " TMTRSTS71 ,Transmit buffer transmit request status flag 71" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 6. " TMTRSTS70 ,Transmit buffer transmit request status flag 70" "Not requested,Requested"
|
|
bitfld.long 0x04 5. " TMTRSTS69 ,Transmit buffer transmit request status flag 69" "Not requested,Requested"
|
|
bitfld.long 0x04 4. " TMTRSTS68 ,Transmit buffer transmit request status flag 68" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 3. " TMTRSTS67 ,Transmit buffer transmit request status flag 67" "Not requested,Requested"
|
|
bitfld.long 0x04 2. " TMTRSTS66 ,Transmit buffer transmit request status flag 66" "Not requested,Requested"
|
|
bitfld.long 0x04 1. " TMTRSTS65 ,Transmit buffer transmit request status flag 65" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 0. " TMTRSTS64 ,Transmit buffer transmit request status flag 64" "Not requested,Requested"
|
|
endif
|
|
group.long 0x360++0x03
|
|
line.long 0x00 "RSCAN0TMTARSTS0, Transmit Buffer Transmit Abort Request Status Register 0"
|
|
bitfld.long 0x00 31. " TMTARSTS31 ,Transmit buffer transmit abort request status flag 31" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " TMTARSTS30 ,Transmit buffer transmit abort request status flag 30" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " TMTARSTS29 ,Transmit buffer transmit abort request status flag 29" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 28. " TMTARSTS28 ,Transmit buffer transmit abort request status flag 28" "Not requested,Requested"
|
|
bitfld.long 0x00 27. " TMTARSTS27 ,Transmit buffer transmit abort request status flag 27" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " TMTARSTS26 ,Transmit buffer transmit abort request status flag 26" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 25. " TMTARSTS25 ,Transmit buffer transmit abort request status flag 25" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " TMTARSTS24 ,Transmit buffer transmit abort request status flag 24" "Not requested,Requested"
|
|
bitfld.long 0x00 23. " TMTARSTS23 ,Transmit buffer transmit abort request status flag 23" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 22. " TMTARSTS22 ,Transmit buffer transmit abort request status flag 22" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " TMTARSTS21 ,Transmit buffer transmit abort request status flag 21" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " TMTARSTS20 ,Transmit buffer transmit abort request status flag 20" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " TMTARSTS19 ,Transmit buffer transmit abort request status flag 19" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " TMTARSTS18 ,Transmit buffer transmit abort request status flag 18" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " TMTARSTS17 ,Transmit buffer transmit abort request status flag 17" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 16. " TMTARSTS16 ,Transmit buffer transmit abort request status flag 16" "Not requested,Requested"
|
|
bitfld.long 0x00 15. " TMTARSTS15 ,Transmit buffer transmit abort request status flag 15" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " TMTARSTS14 ,Transmit buffer transmit abort request status flag 14" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 13. " TMTARSTS13 ,Transmit buffer transmit abort request status flag 13" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " TMTARSTS12 ,Transmit buffer transmit abort request status flag 12" "Not requested,Requested"
|
|
bitfld.long 0x00 11. " TMTARSTS11 ,Transmit buffer transmit abort request status flag 11" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 10. " TMTARSTS10 ,Transmit buffer transmit abort request status flag 10" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " TMTARSTS9 ,Transmit buffer transmit abort request status flag 9" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " TMTARSTS8 ,Transmit buffer transmit abort request status flag 8" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " TMTARSTS7 ,Transmit buffer transmit abort request status flag 7" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " TMTARSTS6 ,Transmit buffer transmit abort request status flag 6" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " TMTARSTS5 ,Transmit buffer transmit abort request status flag 5" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " TMTARSTS4 ,Transmit buffer transmit abort request status flag 4" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " TMTARSTS3 ,Transmit buffer transmit abort request status flag 3" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " TMTARSTS2 ,Transmit buffer transmit abort request status flag 2" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 1. " TMTARSTS1 ,Transmit buffer transmit abort request status flag 1" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " TMTARSTS0 ,Transmit buffer transmit abort request status flag 0" "Not requested,Requested"
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x364++0x07
|
|
line.long 0x00 "RSCAN0TMTARSTS1, Transmit Buffer Transmit Abort Request Status Register 1"
|
|
bitfld.long 0x00 31. " TMTARSTS63 ,Transmit buffer transmit abort request status flag 63" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " TMTARSTS62 ,Transmit buffer transmit abort request status flag 62" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " TMTARSTS61 ,Transmit buffer transmit abort request status flag 61" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 28. " TMTARSTS60 ,Transmit buffer transmit abort request status flag 60" "Not requested,Requested"
|
|
bitfld.long 0x00 27. " TMTARSTS59 ,Transmit buffer transmit abort request status flag 59" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " TMTARSTS58 ,Transmit buffer transmit abort request status flag 58" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 25. " TMTARSTS57 ,Transmit buffer transmit abort request status flag 57" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " TMTARSTS56 ,Transmit buffer transmit abort request status flag 56" "Not requested,Requested"
|
|
bitfld.long 0x00 23. " TMTARSTS55 ,Transmit buffer transmit abort request status flag 55" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 22. " TMTARSTS54 ,Transmit buffer transmit abort request status flag 54" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " TMTARSTS53 ,Transmit buffer transmit abort request status flag 53" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " TMTARSTS52 ,Transmit buffer transmit abort request status flag 52" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " TMTARSTS51 ,Transmit buffer transmit abort request status flag 51" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " TMTARSTS50 ,Transmit buffer transmit abort request status flag 50" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " TMTARSTS49 ,Transmit buffer transmit abort request status flag 49" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 16. " TMTARSTS48 ,Transmit buffer transmit abort request status flag 48" "Not requested,Requested"
|
|
bitfld.long 0x00 15. " TMTARSTS47 ,Transmit buffer transmit abort request status flag 47" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " TMTARSTS46 ,Transmit buffer transmit abort request status flag 46" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 13. " TMTARSTS45 ,Transmit buffer transmit abort request status flag 45" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " TMTARSTS44 ,Transmit buffer transmit abort request status flag 44" "Not requested,Requested"
|
|
bitfld.long 0x00 11. " TMTARSTS43 ,Transmit buffer transmit abort request status flag 43" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 10. " TMTARSTS42 ,Transmit buffer transmit abort request status flag 42" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " TMTARSTS41 ,Transmit buffer transmit abort request status flag 41" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " TMTARSTS40 ,Transmit buffer transmit abort request status flag 40" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " TMTARSTS39 ,Transmit buffer transmit abort request status flag 39" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " TMTARSTS38 ,Transmit buffer transmit abort request status flag 38" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " TMTARSTS37 ,Transmit buffer transmit abort request status flag 37" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " TMTARSTS36 ,Transmit buffer transmit abort request status flag 36" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " TMTARSTS35 ,Transmit buffer transmit abort request status flag 35" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " TMTARSTS34 ,Transmit buffer transmit abort request status flag 34" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 1. " TMTARSTS33 ,Transmit buffer transmit abort request status flag 33" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " TMTARSTS32 ,Transmit buffer transmit abort request status flag 32" "Not requested,Requested"
|
|
line.long 0x04 "RSCAN0TMTARSTS2, Transmit Buffer Transmit Abort Request Status Register 2"
|
|
bitfld.long 0x04 15. " TMTARSTS79 ,Transmit buffer transmit abort request status flag 79" "Not requested,Requested"
|
|
bitfld.long 0x04 14. " TMTARSTS78 ,Transmit buffer transmit abort request status flag 78" "Not requested,Requested"
|
|
bitfld.long 0x04 13. " TMTARSTS77 ,Transmit buffer transmit abort request status flag 77" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 12. " TMTARSTS76 ,Transmit buffer transmit abort request status flag 76" "Not requested,Requested"
|
|
bitfld.long 0x04 11. " TMTARSTS75 ,Transmit buffer transmit abort request status flag 75" "Not requested,Requested"
|
|
bitfld.long 0x04 10. " TMTARSTS74 ,Transmit buffer transmit abort request status flag 74" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 9. " TMTARSTS73 ,Transmit buffer transmit abort request status flag 73" "Not requested,Requested"
|
|
bitfld.long 0x04 8. " TMTARSTS72 ,Transmit buffer transmit abort request status flag 72" "Not requested,Requested"
|
|
bitfld.long 0x04 7. " TMTARSTS71 ,Transmit buffer transmit abort request status flag 71" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 6. " TMTARSTS70 ,Transmit buffer transmit abort request status flag 70" "Not requested,Requested"
|
|
bitfld.long 0x04 5. " TMTARSTS69 ,Transmit buffer transmit abort request status flag 69" "Not requested,Requested"
|
|
bitfld.long 0x04 4. " TMTARSTS68 ,Transmit buffer transmit abort request status flag 68" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 3. " TMTARSTS67 ,Transmit buffer transmit abort request status flag 67" "Not requested,Requested"
|
|
bitfld.long 0x04 2. " TMTARSTS66 ,Transmit buffer transmit abort request status flag 66" "Not requested,Requested"
|
|
bitfld.long 0x04 1. " TMTARSTS65 ,Transmit buffer transmit abort request status flag 65" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 0. " TMTARSTS64 ,Transmit buffer transmit abort request status flag 64" "Not requested,Requested"
|
|
endif
|
|
rgroup.long 0x370++0x03
|
|
line.long 0x00 "RSCAN0TMTCSTS0,Transmit Buffer Transmit Complete Status Register 0"
|
|
bitfld.long 0x00 31. " TMTCSTS31 ,Transmit buffer transmit complete status flag 31" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " TMTCSTS30 ,Transmit buffer transmit complete status flag 30" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " TMTCSTS29 ,Transmit buffer transmit complete status flag 29" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 28. " TMTCSTS28 ,Transmit buffer transmit complete status flag 28" "Not requested,Requested"
|
|
bitfld.long 0x00 27. " TMTCSTS27 ,Transmit buffer transmit complete status flag 27" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " TMTCSTS26 ,Transmit buffer transmit complete status flag 26" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 25. " TMTCSTS25 ,Transmit buffer transmit complete status flag 25" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " TMTCSTS24 ,Transmit buffer transmit complete status flag 24" "Not requested,Requested"
|
|
bitfld.long 0x00 23. " TMTCSTS23 ,Transmit buffer transmit complete status flag 23" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 22. " TMTCSTS22 ,Transmit buffer transmit complete status flag 22" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " TMTCSTS21 ,Transmit buffer transmit complete status flag 21" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " TMTCSTS20 ,Transmit buffer transmit complete status flag 20" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " TMTCSTS19 ,Transmit buffer transmit complete status flag 19" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " TMTCSTS18 ,Transmit buffer transmit complete status flag 18" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " TMTCSTS17 ,Transmit buffer transmit complete status flag 17" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 16. " TMTCSTS16 ,Transmit buffer transmit complete status flag 16" "Not requested,Requested"
|
|
bitfld.long 0x00 15. " TMTCSTS15 ,Transmit buffer transmit complete status flag 15" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " TMTCSTS14 ,Transmit buffer transmit complete status flag 14" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 13. " TMTCSTS13 ,Transmit buffer transmit complete status flag 13" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " TMTCSTS12 ,Transmit buffer transmit complete status flag 12" "Not requested,Requested"
|
|
bitfld.long 0x00 11. " TMTCSTS11 ,Transmit buffer transmit complete status flag 11" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 10. " TMTCSTS10 ,Transmit buffer transmit complete status flag 10" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " TMTCSTS9 ,Transmit buffer transmit complete status flag 9" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " TMTCSTS8 ,Transmit buffer transmit complete status flag 8" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " TMTCSTS7 ,Transmit buffer transmit complete status flag 7" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " TMTCSTS6 ,Transmit buffer transmit complete status flag 6" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " TMTCSTS5 ,Transmit buffer transmit complete status flag 5" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " TMTCSTS4 ,Transmit buffer transmit complete status flag 4" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " TMTCSTS3 ,Transmit buffer transmit complete status flag 3" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " TMTCSTS2 ,Transmit buffer transmit complete status flag 2" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 1. " TMTCSTS1 ,Transmit buffer transmit complete status flag 1" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " TMTCSTS0 ,Transmit buffer transmit complete status flag 0" "Not requested,Requested"
|
|
sif !cpuis("R7S91*")
|
|
rgroup.long 0x374++0x07
|
|
line.long 0x00 "RSCAN0TMTCSTS1,Transmit Buffer Transmit Complete Status Register 1"
|
|
bitfld.long 0x00 31. " TMTCSTS63 ,Transmit buffer transmit complete status flag 63" "Not requested,Requested"
|
|
bitfld.long 0x00 30. " TMTCSTS62 ,Transmit buffer transmit complete status flag 62" "Not requested,Requested"
|
|
bitfld.long 0x00 29. " TMTCSTS61 ,Transmit buffer transmit complete status flag 61" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 28. " TMTCSTS60 ,Transmit buffer transmit complete status flag 60" "Not requested,Requested"
|
|
bitfld.long 0x00 27. " TMTCSTS59 ,Transmit buffer transmit complete status flag 59" "Not requested,Requested"
|
|
bitfld.long 0x00 26. " TMTCSTS58 ,Transmit buffer transmit complete status flag 58" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 25. " TMTCSTS57 ,Transmit buffer transmit complete status flag 57" "Not requested,Requested"
|
|
bitfld.long 0x00 24. " TMTCSTS56 ,Transmit buffer transmit complete status flag 56" "Not requested,Requested"
|
|
bitfld.long 0x00 23. " TMTCSTS55 ,Transmit buffer transmit complete status flag 55" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 22. " TMTCSTS54 ,Transmit buffer transmit complete status flag 54" "Not requested,Requested"
|
|
bitfld.long 0x00 21. " TMTCSTS53 ,Transmit buffer transmit complete status flag 53" "Not requested,Requested"
|
|
bitfld.long 0x00 20. " TMTCSTS52 ,Transmit buffer transmit complete status flag 52" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 19. " TMTCSTS51 ,Transmit buffer transmit complete status flag 51" "Not requested,Requested"
|
|
bitfld.long 0x00 18. " TMTCSTS50 ,Transmit buffer transmit complete status flag 50" "Not requested,Requested"
|
|
bitfld.long 0x00 17. " TMTCSTS49 ,Transmit buffer transmit complete status flag 49" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 16. " TMTCSTS48 ,Transmit buffer transmit complete status flag 48" "Not requested,Requested"
|
|
bitfld.long 0x00 15. " TMTCSTS47 ,Transmit buffer transmit complete status flag 47" "Not requested,Requested"
|
|
bitfld.long 0x00 14. " TMTCSTS46 ,Transmit buffer transmit complete status flag 46" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 13. " TMTCSTS45 ,Transmit buffer transmit complete status flag 45" "Not requested,Requested"
|
|
bitfld.long 0x00 12. " TMTCSTS44 ,Transmit buffer transmit complete status flag 44" "Not requested,Requested"
|
|
bitfld.long 0x00 11. " TMTCSTS43 ,Transmit buffer transmit complete status flag 43" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 10. " TMTCSTS42 ,Transmit buffer transmit complete status flag 42" "Not requested,Requested"
|
|
bitfld.long 0x00 9. " TMTCSTS41 ,Transmit buffer transmit complete status flag 41" "Not requested,Requested"
|
|
bitfld.long 0x00 8. " TMTCSTS40 ,Transmit buffer transmit complete status flag 40" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 7. " TMTCSTS39 ,Transmit buffer transmit complete status flag 39" "Not requested,Requested"
|
|
bitfld.long 0x00 6. " TMTCSTS38 ,Transmit buffer transmit complete status flag 38" "Not requested,Requested"
|
|
bitfld.long 0x00 5. " TMTCSTS37 ,Transmit buffer transmit complete status flag 37" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 4. " TMTCSTS36 ,Transmit buffer transmit complete status flag 36" "Not requested,Requested"
|
|
bitfld.long 0x00 3. " TMTCSTS35 ,Transmit buffer transmit complete status flag 35" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " TMTCSTS34 ,Transmit buffer transmit complete status flag 34" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x00 1. " TMTCSTS33 ,Transmit buffer transmit complete status flag 33" "Not requested,Requested"
|
|
bitfld.long 0x00 0. " TMTCSTS32 ,Transmit buffer transmit complete status flag 32" "Not requested,Requested"
|
|
line.long 0x04 "RSCAN0TMTCSTS2,Transmit Buffer Transmit Complete Status Register 2"
|
|
bitfld.long 0x04 15. " TMTCSTS79 ,Transmit buffer transmit complete status flag 79" "Not requested,Requested"
|
|
bitfld.long 0x04 14. " TMTCSTS78 ,Transmit buffer transmit complete status flag 78" "Not requested,Requested"
|
|
bitfld.long 0x04 13. " TMTCSTS77 ,Transmit buffer transmit complete status flag 77" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 12. " TMTCSTS76 ,Transmit buffer transmit complete status flag 76" "Not requested,Requested"
|
|
bitfld.long 0x04 11. " TMTCSTS75 ,Transmit buffer transmit complete status flag 75" "Not requested,Requested"
|
|
bitfld.long 0x04 10. " TMTCSTS74 ,Transmit buffer transmit complete status flag 74" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 9. " TMTCSTS73 ,Transmit buffer transmit complete status flag 73" "Not requested,Requested"
|
|
bitfld.long 0x04 8. " TMTCSTS72 ,Transmit buffer transmit complete status flag 72" "Not requested,Requested"
|
|
bitfld.long 0x04 7. " TMTCSTS71 ,Transmit buffer transmit complete status flag 71" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 6. " TMTCSTS70 ,Transmit buffer transmit complete status flag 70" "Not requested,Requested"
|
|
bitfld.long 0x04 5. " TMTCSTS69 ,Transmit buffer transmit complete status flag 69" "Not requested,Requested"
|
|
bitfld.long 0x04 4. " TMTCSTS68 ,Transmit buffer transmit complete status flag 68" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 3. " TMTCSTS67 ,Transmit buffer transmit complete status flag 67" "Not requested,Requested"
|
|
bitfld.long 0x04 2. " TMTCSTS66 ,Transmit buffer transmit complete status flag 66" "Not requested,Requested"
|
|
bitfld.long 0x04 1. " TMTCSTS65 ,Transmit buffer transmit complete status flag 65" "Not requested,Requested"
|
|
newline
|
|
bitfld.long 0x04 0. " TMTCSTS64 ,Transmit buffer transmit complete status flag 64" "Not requested,Requested"
|
|
endif
|
|
rgroup.long 0x380++0x03
|
|
line.long 0x00 "RSCAN0TMTASTS0,Transmit Buffer Transmit Abort Status Register 0"
|
|
bitfld.long 0x00 31. " TMTASTS31 ,Transmit buffer transmit abort status flag 31" "Not aborted,Aborted"
|
|
bitfld.long 0x00 30. " TMTASTS30 ,Transmit buffer transmit abort status flag 30" "Not aborted,Aborted"
|
|
bitfld.long 0x00 29. " TMTASTS29 ,Transmit buffer transmit abort status flag 29" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 28. " TMTASTS28 ,Transmit buffer transmit abort status flag 28" "Not aborted,Aborted"
|
|
bitfld.long 0x00 27. " TMTASTS27 ,Transmit buffer transmit abort status flag 27" "Not aborted,Aborted"
|
|
bitfld.long 0x00 26. " TMTASTS26 ,Transmit buffer transmit abort status flag 26" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 25. " TMTASTS25 ,Transmit buffer transmit abort status flag 25" "Not aborted,Aborted"
|
|
bitfld.long 0x00 24. " TMTASTS24 ,Transmit buffer transmit abort status flag 24" "Not aborted,Aborted"
|
|
bitfld.long 0x00 23. " TMTASTS23 ,Transmit buffer transmit abort status flag 23" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 22. " TMTASTS22 ,Transmit buffer transmit abort status flag 22" "Not aborted,Aborted"
|
|
bitfld.long 0x00 21. " TMTASTS21 ,Transmit buffer transmit abort status flag 21" "Not aborted,Aborted"
|
|
bitfld.long 0x00 20. " TMTASTS20 ,Transmit buffer transmit abort status flag 20" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 19. " TMTASTS19 ,Transmit buffer transmit abort status flag 19" "Not aborted,Aborted"
|
|
bitfld.long 0x00 18. " TMTASTS18 ,Transmit buffer transmit abort status flag 18" "Not aborted,Aborted"
|
|
bitfld.long 0x00 17. " TMTASTS17 ,Transmit buffer transmit abort status flag 17" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 16. " TMTASTS16 ,Transmit buffer transmit abort status flag 16" "Not aborted,Aborted"
|
|
bitfld.long 0x00 15. " TMTASTS15 ,Transmit buffer transmit abort status flag 15" "Not aborted,Aborted"
|
|
bitfld.long 0x00 14. " TMTASTS14 ,Transmit buffer transmit abort status flag 14" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 13. " TMTASTS13 ,Transmit buffer transmit abort status flag 13" "Not aborted,Aborted"
|
|
bitfld.long 0x00 12. " TMTASTS12 ,Transmit buffer transmit abort status flag 12" "Not aborted,Aborted"
|
|
bitfld.long 0x00 11. " TMTASTS11 ,Transmit buffer transmit abort status flag 11" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 10. " TMTASTS10 ,Transmit buffer transmit abort status flag 10" "Not aborted,Aborted"
|
|
bitfld.long 0x00 9. " TMTASTS9 ,Transmit buffer transmit abort status flag 9" "Not aborted,Aborted"
|
|
bitfld.long 0x00 8. " TMTASTS8 ,Transmit buffer transmit abort status flag 8" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 7. " TMTASTS7 ,Transmit buffer transmit abort status flag 7" "Not aborted,Aborted"
|
|
bitfld.long 0x00 6. " TMTASTS6 ,Transmit buffer transmit abort status flag 6" "Not aborted,Aborted"
|
|
bitfld.long 0x00 5. " TMTASTS5 ,Transmit buffer transmit abort status flag 5" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 4. " TMTASTS4 ,Transmit buffer transmit abort status flag 4" "Not aborted,Aborted"
|
|
bitfld.long 0x00 3. " TMTASTS3 ,Transmit buffer transmit abort status flag 3" "Not aborted,Aborted"
|
|
bitfld.long 0x00 2. " TMTASTS2 ,Transmit buffer transmit abort status flag 2" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 1. " TMTASTS1 ,Transmit buffer transmit abort status flag 1" "Not aborted,Aborted"
|
|
bitfld.long 0x00 0. " TMTASTS0 ,Transmit buffer transmit abort status flag 0" "Not aborted,Aborted"
|
|
sif !cpuis("R7S91*")
|
|
rgroup.long 0x384++0x07
|
|
line.long 0x00 "RSCAN0TMTASTS1,Transmit Buffer Transmit Abort Status Register 1"
|
|
bitfld.long 0x00 31. " TMTASTS63 ,Transmit buffer transmit abort status flag 63" "Not aborted,Aborted"
|
|
bitfld.long 0x00 30. " TMTASTS62 ,Transmit buffer transmit abort status flag 62" "Not aborted,Aborted"
|
|
bitfld.long 0x00 29. " TMTASTS61 ,Transmit buffer transmit abort status flag 61" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 28. " TMTASTS60 ,Transmit buffer transmit abort status flag 60" "Not aborted,Aborted"
|
|
bitfld.long 0x00 27. " TMTASTS59 ,Transmit buffer transmit abort status flag 59" "Not aborted,Aborted"
|
|
bitfld.long 0x00 26. " TMTASTS58 ,Transmit buffer transmit abort status flag 58" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 25. " TMTASTS57 ,Transmit buffer transmit abort status flag 57" "Not aborted,Aborted"
|
|
bitfld.long 0x00 24. " TMTASTS56 ,Transmit buffer transmit abort status flag 56" "Not aborted,Aborted"
|
|
bitfld.long 0x00 23. " TMTASTS55 ,Transmit buffer transmit abort status flag 55" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 22. " TMTASTS54 ,Transmit buffer transmit abort status flag 54" "Not aborted,Aborted"
|
|
bitfld.long 0x00 21. " TMTASTS53 ,Transmit buffer transmit abort status flag 53" "Not aborted,Aborted"
|
|
bitfld.long 0x00 20. " TMTASTS52 ,Transmit buffer transmit abort status flag 52" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 19. " TMTASTS51 ,Transmit buffer transmit abort status flag 51" "Not aborted,Aborted"
|
|
bitfld.long 0x00 18. " TMTASTS50 ,Transmit buffer transmit abort status flag 50" "Not aborted,Aborted"
|
|
bitfld.long 0x00 17. " TMTASTS49 ,Transmit buffer transmit abort status flag 49" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 16. " TMTASTS48 ,Transmit buffer transmit abort status flag 48" "Not aborted,Aborted"
|
|
bitfld.long 0x00 15. " TMTASTS47 ,Transmit buffer transmit abort status flag 47" "Not aborted,Aborted"
|
|
bitfld.long 0x00 14. " TMTASTS46 ,Transmit buffer transmit abort status flag 46" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 13. " TMTASTS45 ,Transmit buffer transmit abort status flag 45" "Not aborted,Aborted"
|
|
bitfld.long 0x00 12. " TMTASTS44 ,Transmit buffer transmit abort status flag 44" "Not aborted,Aborted"
|
|
bitfld.long 0x00 11. " TMTASTS43 ,Transmit buffer transmit abort status flag 43" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 10. " TMTASTS42 ,Transmit buffer transmit abort status flag 42" "Not aborted,Aborted"
|
|
bitfld.long 0x00 9. " TMTASTS41 ,Transmit buffer transmit abort status flag 41" "Not aborted,Aborted"
|
|
bitfld.long 0x00 8. " TMTASTS40 ,Transmit buffer transmit abort status flag 40" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 7. " TMTASTS39 ,Transmit buffer transmit abort status flag 39" "Not aborted,Aborted"
|
|
bitfld.long 0x00 6. " TMTASTS38 ,Transmit buffer transmit abort status flag 38" "Not aborted,Aborted"
|
|
bitfld.long 0x00 5. " TMTASTS37 ,Transmit buffer transmit abort status flag 37" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 4. " TMTASTS36 ,Transmit buffer transmit abort status flag 36" "Not aborted,Aborted"
|
|
bitfld.long 0x00 3. " TMTASTS35 ,Transmit buffer transmit abort status flag 35" "Not aborted,Aborted"
|
|
bitfld.long 0x00 2. " TMTASTS34 ,Transmit buffer transmit abort status flag 34" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x00 1. " TMTASTS33 ,Transmit buffer transmit abort status flag 33" "Not aborted,Aborted"
|
|
bitfld.long 0x00 0. " TMTASTS32 ,Transmit buffer transmit abort status flag 32" "Not aborted,Aborted"
|
|
line.long 0x04 "RSCAN0TMTASTS2,Transmit Buffer Transmit Abort Status Register 2"
|
|
bitfld.long 0x04 15. " TMTASTS79 ,Transmit buffer transmit abort status flag 79" "Not aborted,Aborted"
|
|
bitfld.long 0x04 14. " TMTASTS78 ,Transmit buffer transmit abort status flag 78" "Not aborted,Aborted"
|
|
bitfld.long 0x04 13. " TMTASTS77 ,Transmit buffer transmit abort status flag 77" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x04 12. " TMTASTS76 ,Transmit buffer transmit abort status flag 76" "Not aborted,Aborted"
|
|
bitfld.long 0x04 11. " TMTASTS75 ,Transmit buffer transmit abort status flag 75" "Not aborted,Aborted"
|
|
bitfld.long 0x04 10. " TMTASTS74 ,Transmit buffer transmit abort status flag 74" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x04 9. " TMTASTS73 ,Transmit buffer transmit abort status flag 73" "Not aborted,Aborted"
|
|
bitfld.long 0x04 8. " TMTASTS72 ,Transmit buffer transmit abort status flag 72" "Not aborted,Aborted"
|
|
bitfld.long 0x04 7. " TMTASTS71 ,Transmit buffer transmit abort status flag 71" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x04 6. " TMTASTS70 ,Transmit buffer transmit abort status flag 70" "Not aborted,Aborted"
|
|
bitfld.long 0x04 5. " TMTASTS69 ,Transmit buffer transmit abort status flag 69" "Not aborted,Aborted"
|
|
bitfld.long 0x04 4. " TMTASTS68 ,Transmit buffer transmit abort status flag 68" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x04 3. " TMTASTS67 ,Transmit buffer transmit abort status flag 67" "Not aborted,Aborted"
|
|
bitfld.long 0x04 2. " TMTASTS66 ,Transmit buffer transmit abort status flag 66" "Not aborted,Aborted"
|
|
bitfld.long 0x04 1. " TMTASTS65 ,Transmit buffer transmit abort status flag 65" "Not aborted,Aborted"
|
|
newline
|
|
bitfld.long 0x04 0. " TMTASTS64 ,Transmit buffer transmit abort status flag 64" "Not aborted,Aborted"
|
|
endif
|
|
group.long 0x390++0x03
|
|
line.long 0x00 "RSCAN0TMIEC0,Transmit Buffer Interrupt Enable Configuration Register 0"
|
|
bitfld.long 0x00 31. " TMIE31 ,Transmit buffer interrupt enable bit 31" "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " TMIE30 ,Transmit buffer interrupt enable bit 30" "Disabled,Enabled"
|
|
bitfld.long 0x00 29. " TMIE29 ,Transmit buffer interrupt enable bit 29" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 28. " TMIE28 ,Transmit buffer interrupt enable bit 28" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " TMIE27 ,Transmit buffer interrupt enable bit 27" "Disabled,Enabled"
|
|
bitfld.long 0x00 26. " TMIE26 ,Transmit buffer interrupt enable bit 26" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 25. " TMIE25 ,Transmit buffer interrupt enable bit 25" "Disabled,Enabled"
|
|
bitfld.long 0x00 24. " TMIE24 ,Transmit buffer interrupt enable bit 24" "Disabled,Enabled"
|
|
bitfld.long 0x00 23. " TMIE23 ,Transmit buffer interrupt enable bit 23" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 22. " TMIE22 ,Transmit buffer interrupt enable bit 22" "Disabled,Enabled"
|
|
bitfld.long 0x00 21. " TMIE21 ,Transmit buffer interrupt enable bit 21" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " TMIE20 ,Transmit buffer interrupt enable bit 20" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 19. " TMIE19 ,Transmit buffer interrupt enable bit 19" "Disabled,Enabled"
|
|
bitfld.long 0x00 18. " TMIE18 ,Transmit buffer interrupt enable bit 18" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " TMIE17 ,Transmit buffer interrupt enable bit 17" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 16. " TMIE16 ,Transmit buffer interrupt enable bit 16" "Disabled,Enabled"
|
|
bitfld.long 0x00 15. " TMIE15 ,Transmit buffer interrupt enable bit 15" "Disabled,Enabled"
|
|
bitfld.long 0x00 14. " TMIE14 ,Transmit buffer interrupt enable bit 14" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 13. " TMIE13 ,Transmit buffer interrupt enable bit 13" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " TMIE12 ,Transmit buffer interrupt enable bit 12" "Disabled,Enabled"
|
|
bitfld.long 0x00 11. " TMIE11 ,Transmit buffer interrupt enable bit 11" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 10. " TMIE10 ,Transmit buffer interrupt enable bit 10" "Disabled,Enabled"
|
|
bitfld.long 0x00 9. " TMIE9 ,Transmit buffer interrupt enable bit 9" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " TMIE8 ,Transmit buffer interrupt enable bit 8" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " TMIE7 ,Transmit buffer interrupt enable bit 7" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " TMIE6 ,Transmit buffer interrupt enable bit 6" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " TMIE5 ,Transmit buffer interrupt enable bit 5" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. " TMIE4 ,Transmit buffer interrupt enable bit 4" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " TMIE3 ,Transmit buffer interrupt enable bit 3" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " TMIE2 ,Transmit buffer interrupt enable bit 2" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " TMIE1 ,Transmit buffer interrupt enable bit 1" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " TMIE0 ,Transmit buffer interrupt enable bit 0" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x394++0x07
|
|
line.long 0x00 "RSCAN0TMIEC1,Transmit Buffer Interrupt Enable Configuration Register 1"
|
|
bitfld.long 0x00 31. " TMIE63 ,Transmit buffer interrupt enable bit 63" "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " TMIE62 ,Transmit buffer interrupt enable bit 62" "Disabled,Enabled"
|
|
bitfld.long 0x00 29. " TMIE61 ,Transmit buffer interrupt enable bit 61" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 28. " TMIE60 ,Transmit buffer interrupt enable bit 60" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " TMIE59 ,Transmit buffer interrupt enable bit 59" "Disabled,Enabled"
|
|
bitfld.long 0x00 26. " TMIE58 ,Transmit buffer interrupt enable bit 58" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 25. " TMIE57 ,Transmit buffer interrupt enable bit 57" "Disabled,Enabled"
|
|
bitfld.long 0x00 24. " TMIE56 ,Transmit buffer interrupt enable bit 56" "Disabled,Enabled"
|
|
bitfld.long 0x00 23. " TMIE55 ,Transmit buffer interrupt enable bit 55" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 22. " TMIE54 ,Transmit buffer interrupt enable bit 54" "Disabled,Enabled"
|
|
bitfld.long 0x00 21. " TMIE53 ,Transmit buffer interrupt enable bit 53" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " TMIE52 ,Transmit buffer interrupt enable bit 52" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 19. " TMIE51 ,Transmit buffer interrupt enable bit 51" "Disabled,Enabled"
|
|
bitfld.long 0x00 18. " TMIE50 ,Transmit buffer interrupt enable bit 50" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " TMIE49 ,Transmit buffer interrupt enable bit 49" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 16. " TMIE48 ,Transmit buffer interrupt enable bit 48" "Disabled,Enabled"
|
|
bitfld.long 0x00 15. " TMIE47 ,Transmit buffer interrupt enable bit 47" "Disabled,Enabled"
|
|
bitfld.long 0x00 14. " TMIE46 ,Transmit buffer interrupt enable bit 46" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 13. " TMIE45 ,Transmit buffer interrupt enable bit 45" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " TMIE44 ,Transmit buffer interrupt enable bit 44" "Disabled,Enabled"
|
|
bitfld.long 0x00 11. " TMIE43 ,Transmit buffer interrupt enable bit 43" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 10. " TMIE42 ,Transmit buffer interrupt enable bit 42" "Disabled,Enabled"
|
|
bitfld.long 0x00 9. " TMIE41 ,Transmit buffer interrupt enable bit 41" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " TMIE40 ,Transmit buffer interrupt enable bit 40" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 7. " TMIE39 ,Transmit buffer interrupt enable bit 39" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " TMIE38 ,Transmit buffer interrupt enable bit 38" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " TMIE37 ,Transmit buffer interrupt enable bit 37" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 4. " TMIE36 ,Transmit buffer interrupt enable bit 36" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " TMIE35 ,Transmit buffer interrupt enable bit 35" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " TMIE34 ,Transmit buffer interrupt enable bit 34" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " TMIE33 ,Transmit buffer interrupt enable bit 33" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " TMIE32 ,Transmit buffer interrupt enable bit 32" "Disabled,Enabled"
|
|
line.long 0x04 "RSCAN0TMIEC2,Transmit Buffer Interrupt Enable Configuration Register 2"
|
|
bitfld.long 0x04 15. " TMIE79 ,Transmit buffer interrupt enable bit 79" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " TMIE78 ,Transmit buffer interrupt enable bit 78" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " TMIE77 ,Transmit buffer interrupt enable bit 77" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 12. " TMIE76 ,Transmit buffer interrupt enable bit 76" "Disabled,Enabled"
|
|
bitfld.long 0x04 11. " TMIE75 ,Transmit buffer interrupt enable bit 75" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " TMIE74 ,Transmit buffer interrupt enable bit 74" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 9. " TMIE73 ,Transmit buffer interrupt enable bit 73" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " TMIE72 ,Transmit buffer interrupt enable bit 72" "Disabled,Enabled"
|
|
bitfld.long 0x04 7. " TMIE71 ,Transmit buffer interrupt enable bit 71" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 6. " TMIE70 ,Transmit buffer interrupt enable bit 70" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " TMIE69 ,Transmit buffer interrupt enable bit 69" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " TMIE68 ,Transmit buffer interrupt enable bit 68" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 3. " TMIE67 ,Transmit buffer interrupt enable bit 67" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " TMIE66 ,Transmit buffer interrupt enable bit 66" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " TMIE65 ,Transmit buffer interrupt enable bit 65" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 0. " TMIE64 ,Transmit buffer interrupt enable bit 64" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
if (((per.l(ad:0xA0078000+0x1000))&0x80000000)==0x80000000)
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "RSCAN0TMID0,Transmit Buffer ID Register 0"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1000++0x03
|
|
line.long 0x00 "RSCAN0TMID0,Transmit Buffer ID Register 0"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1000+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR0,Transmit Buffer Pointer Register 0"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF00,Transmit Buffer Data Field 0 Register 0"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF10,Transmit Buffer Data Field 1 Register 0"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1010))&0x80000000)==0x80000000)
|
|
group.long 0x1010++0x03
|
|
line.long 0x00 "RSCAN0TMID1,Transmit Buffer ID Register 1"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1010++0x03
|
|
line.long 0x00 "RSCAN0TMID1,Transmit Buffer ID Register 1"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1010+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR1,Transmit Buffer Pointer Register 1"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF01,Transmit Buffer Data Field 0 Register 1"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF11,Transmit Buffer Data Field 1 Register 1"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1020))&0x80000000)==0x80000000)
|
|
group.long 0x1020++0x03
|
|
line.long 0x00 "RSCAN0TMID2,Transmit Buffer ID Register 2"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1020++0x03
|
|
line.long 0x00 "RSCAN0TMID2,Transmit Buffer ID Register 2"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1020+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR2,Transmit Buffer Pointer Register 2"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF02,Transmit Buffer Data Field 0 Register 2"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF12,Transmit Buffer Data Field 1 Register 2"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1030))&0x80000000)==0x80000000)
|
|
group.long 0x1030++0x03
|
|
line.long 0x00 "RSCAN0TMID3,Transmit Buffer ID Register 3"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1030++0x03
|
|
line.long 0x00 "RSCAN0TMID3,Transmit Buffer ID Register 3"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1030+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR3,Transmit Buffer Pointer Register 3"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF03,Transmit Buffer Data Field 0 Register 3"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF13,Transmit Buffer Data Field 1 Register 3"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1040))&0x80000000)==0x80000000)
|
|
group.long 0x1040++0x03
|
|
line.long 0x00 "RSCAN0TMID4,Transmit Buffer ID Register 4"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1040++0x03
|
|
line.long 0x00 "RSCAN0TMID4,Transmit Buffer ID Register 4"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1040+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR4,Transmit Buffer Pointer Register 4"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF04,Transmit Buffer Data Field 0 Register 4"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF14,Transmit Buffer Data Field 1 Register 4"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1050))&0x80000000)==0x80000000)
|
|
group.long 0x1050++0x03
|
|
line.long 0x00 "RSCAN0TMID5,Transmit Buffer ID Register 5"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1050++0x03
|
|
line.long 0x00 "RSCAN0TMID5,Transmit Buffer ID Register 5"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1050+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR5,Transmit Buffer Pointer Register 5"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF05,Transmit Buffer Data Field 0 Register 5"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF15,Transmit Buffer Data Field 1 Register 5"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1060))&0x80000000)==0x80000000)
|
|
group.long 0x1060++0x03
|
|
line.long 0x00 "RSCAN0TMID6,Transmit Buffer ID Register 6"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1060++0x03
|
|
line.long 0x00 "RSCAN0TMID6,Transmit Buffer ID Register 6"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1060+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR6,Transmit Buffer Pointer Register 6"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF06,Transmit Buffer Data Field 0 Register 6"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF16,Transmit Buffer Data Field 1 Register 6"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1070))&0x80000000)==0x80000000)
|
|
group.long 0x1070++0x03
|
|
line.long 0x00 "RSCAN0TMID7,Transmit Buffer ID Register 7"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1070++0x03
|
|
line.long 0x00 "RSCAN0TMID7,Transmit Buffer ID Register 7"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1070+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR7,Transmit Buffer Pointer Register 7"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF07,Transmit Buffer Data Field 0 Register 7"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF17,Transmit Buffer Data Field 1 Register 7"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1080))&0x80000000)==0x80000000)
|
|
group.long 0x1080++0x03
|
|
line.long 0x00 "RSCAN0TMID8,Transmit Buffer ID Register 8"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1080++0x03
|
|
line.long 0x00 "RSCAN0TMID8,Transmit Buffer ID Register 8"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1080+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR8,Transmit Buffer Pointer Register 8"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF08,Transmit Buffer Data Field 0 Register 8"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF18,Transmit Buffer Data Field 1 Register 8"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1090))&0x80000000)==0x80000000)
|
|
group.long 0x1090++0x03
|
|
line.long 0x00 "RSCAN0TMID9,Transmit Buffer ID Register 9"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1090++0x03
|
|
line.long 0x00 "RSCAN0TMID9,Transmit Buffer ID Register 9"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1090+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR9,Transmit Buffer Pointer Register 9"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF09,Transmit Buffer Data Field 0 Register 9"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF19,Transmit Buffer Data Field 1 Register 9"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x10A0))&0x80000000)==0x80000000)
|
|
group.long 0x10A0++0x03
|
|
line.long 0x00 "RSCAN0TMID10,Transmit Buffer ID Register 10"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x10A0++0x03
|
|
line.long 0x00 "RSCAN0TMID10,Transmit Buffer ID Register 10"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x10A0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR10,Transmit Buffer Pointer Register 10"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF010,Transmit Buffer Data Field 0 Register 10"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF110,Transmit Buffer Data Field 1 Register 10"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x10B0))&0x80000000)==0x80000000)
|
|
group.long 0x10B0++0x03
|
|
line.long 0x00 "RSCAN0TMID11,Transmit Buffer ID Register 11"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x10B0++0x03
|
|
line.long 0x00 "RSCAN0TMID11,Transmit Buffer ID Register 11"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x10B0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR11,Transmit Buffer Pointer Register 11"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF011,Transmit Buffer Data Field 0 Register 11"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF111,Transmit Buffer Data Field 1 Register 11"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x10C0))&0x80000000)==0x80000000)
|
|
group.long 0x10C0++0x03
|
|
line.long 0x00 "RSCAN0TMID12,Transmit Buffer ID Register 12"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x10C0++0x03
|
|
line.long 0x00 "RSCAN0TMID12,Transmit Buffer ID Register 12"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x10C0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR12,Transmit Buffer Pointer Register 12"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF012,Transmit Buffer Data Field 0 Register 12"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF112,Transmit Buffer Data Field 1 Register 12"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x10D0))&0x80000000)==0x80000000)
|
|
group.long 0x10D0++0x03
|
|
line.long 0x00 "RSCAN0TMID13,Transmit Buffer ID Register 13"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x10D0++0x03
|
|
line.long 0x00 "RSCAN0TMID13,Transmit Buffer ID Register 13"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x10D0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR13,Transmit Buffer Pointer Register 13"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF013,Transmit Buffer Data Field 0 Register 13"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF113,Transmit Buffer Data Field 1 Register 13"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x10E0))&0x80000000)==0x80000000)
|
|
group.long 0x10E0++0x03
|
|
line.long 0x00 "RSCAN0TMID14,Transmit Buffer ID Register 14"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x10E0++0x03
|
|
line.long 0x00 "RSCAN0TMID14,Transmit Buffer ID Register 14"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x10E0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR14,Transmit Buffer Pointer Register 14"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF014,Transmit Buffer Data Field 0 Register 14"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF114,Transmit Buffer Data Field 1 Register 14"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x10F0))&0x80000000)==0x80000000)
|
|
group.long 0x10F0++0x03
|
|
line.long 0x00 "RSCAN0TMID15,Transmit Buffer ID Register 15"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x10F0++0x03
|
|
line.long 0x00 "RSCAN0TMID15,Transmit Buffer ID Register 15"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x10F0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR15,Transmit Buffer Pointer Register 15"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF015,Transmit Buffer Data Field 0 Register 15"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF115,Transmit Buffer Data Field 1 Register 15"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1100))&0x80000000)==0x80000000)
|
|
group.long 0x1100++0x03
|
|
line.long 0x00 "RSCAN0TMID16,Transmit Buffer ID Register 16"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1100++0x03
|
|
line.long 0x00 "RSCAN0TMID16,Transmit Buffer ID Register 16"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1100+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR16,Transmit Buffer Pointer Register 16"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF016,Transmit Buffer Data Field 0 Register 16"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF116,Transmit Buffer Data Field 1 Register 16"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1110))&0x80000000)==0x80000000)
|
|
group.long 0x1110++0x03
|
|
line.long 0x00 "RSCAN0TMID17,Transmit Buffer ID Register 17"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1110++0x03
|
|
line.long 0x00 "RSCAN0TMID17,Transmit Buffer ID Register 17"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1110+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR17,Transmit Buffer Pointer Register 17"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF017,Transmit Buffer Data Field 0 Register 17"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF117,Transmit Buffer Data Field 1 Register 17"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1120))&0x80000000)==0x80000000)
|
|
group.long 0x1120++0x03
|
|
line.long 0x00 "RSCAN0TMID18,Transmit Buffer ID Register 18"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1120++0x03
|
|
line.long 0x00 "RSCAN0TMID18,Transmit Buffer ID Register 18"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1120+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR18,Transmit Buffer Pointer Register 18"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF018,Transmit Buffer Data Field 0 Register 18"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF118,Transmit Buffer Data Field 1 Register 18"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1130))&0x80000000)==0x80000000)
|
|
group.long 0x1130++0x03
|
|
line.long 0x00 "RSCAN0TMID19,Transmit Buffer ID Register 19"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1130++0x03
|
|
line.long 0x00 "RSCAN0TMID19,Transmit Buffer ID Register 19"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1130+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR19,Transmit Buffer Pointer Register 19"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF019,Transmit Buffer Data Field 0 Register 19"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF119,Transmit Buffer Data Field 1 Register 19"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1140))&0x80000000)==0x80000000)
|
|
group.long 0x1140++0x03
|
|
line.long 0x00 "RSCAN0TMID20,Transmit Buffer ID Register 20"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1140++0x03
|
|
line.long 0x00 "RSCAN0TMID20,Transmit Buffer ID Register 20"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1140+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR20,Transmit Buffer Pointer Register 20"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF020,Transmit Buffer Data Field 0 Register 20"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF120,Transmit Buffer Data Field 1 Register 20"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1150))&0x80000000)==0x80000000)
|
|
group.long 0x1150++0x03
|
|
line.long 0x00 "RSCAN0TMID21,Transmit Buffer ID Register 21"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1150++0x03
|
|
line.long 0x00 "RSCAN0TMID21,Transmit Buffer ID Register 21"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1150+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR21,Transmit Buffer Pointer Register 21"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF021,Transmit Buffer Data Field 0 Register 21"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF121,Transmit Buffer Data Field 1 Register 21"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1160))&0x80000000)==0x80000000)
|
|
group.long 0x1160++0x03
|
|
line.long 0x00 "RSCAN0TMID22,Transmit Buffer ID Register 22"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1160++0x03
|
|
line.long 0x00 "RSCAN0TMID22,Transmit Buffer ID Register 22"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1160+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR22,Transmit Buffer Pointer Register 22"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF022,Transmit Buffer Data Field 0 Register 22"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF122,Transmit Buffer Data Field 1 Register 22"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1170))&0x80000000)==0x80000000)
|
|
group.long 0x1170++0x03
|
|
line.long 0x00 "RSCAN0TMID23,Transmit Buffer ID Register 23"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1170++0x03
|
|
line.long 0x00 "RSCAN0TMID23,Transmit Buffer ID Register 23"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1170+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR23,Transmit Buffer Pointer Register 23"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF023,Transmit Buffer Data Field 0 Register 23"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF123,Transmit Buffer Data Field 1 Register 23"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1180))&0x80000000)==0x80000000)
|
|
group.long 0x1180++0x03
|
|
line.long 0x00 "RSCAN0TMID24,Transmit Buffer ID Register 24"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1180++0x03
|
|
line.long 0x00 "RSCAN0TMID24,Transmit Buffer ID Register 24"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1180+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR24,Transmit Buffer Pointer Register 24"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF024,Transmit Buffer Data Field 0 Register 24"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF124,Transmit Buffer Data Field 1 Register 24"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x1190))&0x80000000)==0x80000000)
|
|
group.long 0x1190++0x03
|
|
line.long 0x00 "RSCAN0TMID25,Transmit Buffer ID Register 25"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x1190++0x03
|
|
line.long 0x00 "RSCAN0TMID25,Transmit Buffer ID Register 25"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x1190+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR25,Transmit Buffer Pointer Register 25"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF025,Transmit Buffer Data Field 0 Register 25"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF125,Transmit Buffer Data Field 1 Register 25"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x11A0))&0x80000000)==0x80000000)
|
|
group.long 0x11A0++0x03
|
|
line.long 0x00 "RSCAN0TMID26,Transmit Buffer ID Register 26"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x11A0++0x03
|
|
line.long 0x00 "RSCAN0TMID26,Transmit Buffer ID Register 26"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x11A0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR26,Transmit Buffer Pointer Register 26"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF026,Transmit Buffer Data Field 0 Register 26"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF126,Transmit Buffer Data Field 1 Register 26"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x11B0))&0x80000000)==0x80000000)
|
|
group.long 0x11B0++0x03
|
|
line.long 0x00 "RSCAN0TMID27,Transmit Buffer ID Register 27"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x11B0++0x03
|
|
line.long 0x00 "RSCAN0TMID27,Transmit Buffer ID Register 27"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x11B0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR27,Transmit Buffer Pointer Register 27"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF027,Transmit Buffer Data Field 0 Register 27"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF127,Transmit Buffer Data Field 1 Register 27"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x11C0))&0x80000000)==0x80000000)
|
|
group.long 0x11C0++0x03
|
|
line.long 0x00 "RSCAN0TMID28,Transmit Buffer ID Register 28"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x11C0++0x03
|
|
line.long 0x00 "RSCAN0TMID28,Transmit Buffer ID Register 28"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x11C0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR28,Transmit Buffer Pointer Register 28"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF028,Transmit Buffer Data Field 0 Register 28"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF128,Transmit Buffer Data Field 1 Register 28"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x11D0))&0x80000000)==0x80000000)
|
|
group.long 0x11D0++0x03
|
|
line.long 0x00 "RSCAN0TMID29,Transmit Buffer ID Register 29"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x11D0++0x03
|
|
line.long 0x00 "RSCAN0TMID29,Transmit Buffer ID Register 29"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x11D0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR29,Transmit Buffer Pointer Register 29"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF029,Transmit Buffer Data Field 0 Register 29"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF129,Transmit Buffer Data Field 1 Register 29"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x11E0))&0x80000000)==0x80000000)
|
|
group.long 0x11E0++0x03
|
|
line.long 0x00 "RSCAN0TMID30,Transmit Buffer ID Register 30"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x11E0++0x03
|
|
line.long 0x00 "RSCAN0TMID30,Transmit Buffer ID Register 30"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x11E0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR30,Transmit Buffer Pointer Register 30"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF030,Transmit Buffer Data Field 0 Register 30"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF130,Transmit Buffer Data Field 1 Register 30"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
if (((per.l(ad:0xA0078000+0x11F0))&0x80000000)==0x80000000)
|
|
group.long 0x11F0++0x03
|
|
line.long 0x00 "RSCAN0TMID31,Transmit Buffer ID Register 31"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--28. 1. " TMID ,Transmit buffer ID data"
|
|
else
|
|
group.long 0x11F0++0x03
|
|
line.long 0x00 "RSCAN0TMID31,Transmit Buffer ID Register 31"
|
|
bitfld.long 0x00 31. " TMIDE ,Transmit buffer IDE" "Standard,Extended"
|
|
bitfld.long 0x00 30. " TMRTR ,Transmit buffer RTR" "Data,Remote"
|
|
bitfld.long 0x00 29. " THLEN ,Transmit history data store enable" "Not stored,Stored"
|
|
newline
|
|
hexmask.long 0x00 0.--10. 1. " TMID ,Transmit buffer ID data"
|
|
endif
|
|
group.long (0x11F0+0x04)++0x0B
|
|
line.long 0x00 "RSCAN0TMPTR31,Transmit Buffer Pointer Register 31"
|
|
bitfld.long 0x00 28.--31. " TMDLC ,Transmit buffer DLC data" "0 bytes,1 byte,2 bytes,3 bytes,4 bytes,5 bytes,6 bytes,7 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes,8 bytes"
|
|
hexmask.long.byte 0x00 16.--23. 1. " TMPTR ,Transmit buffer label data"
|
|
line.long 0x04 "RSCAN0TMDF031,Transmit Buffer Data Field 0 Register 31"
|
|
hexmask.long.byte 0x04 24.--31. 1. " TMDB3 ,Transmit buffer data byte 3"
|
|
hexmask.long.byte 0x04 16.--23. 1. " TMDB2 ,Transmit buffer data byte 2"
|
|
hexmask.long.byte 0x04 8.--15. 1. " TMDB1 ,Transmit buffer data byte 1"
|
|
newline
|
|
hexmask.long.byte 0x04 0.--7. 1. " TMDB0 ,Transmit buffer data byte 0"
|
|
line.long 0x08 "RSCAN0TMDF131,Transmit Buffer Data Field 1 Register 31"
|
|
hexmask.long.byte 0x08 24.--31. 1. " TMDB7 ,Transmit buffer data byte 7"
|
|
hexmask.long.byte 0x08 16.--23. 1. " TMDB6 ,Transmit buffer data byte 6"
|
|
hexmask.long.byte 0x08 8.--15. 1. " TMDB5 ,Transmit buffer data byte 5"
|
|
newline
|
|
hexmask.long.byte 0x08 0.--7. 1. " TMDB4 ,Transmit buffer data byte 4"
|
|
newline
|
|
group.long 0x3A0++0x03
|
|
line.long 0x00 "RSCAN0TXQCC0,Transmit Queue Configuration and Control Register 0"
|
|
bitfld.long 0x00 13. " TXQIM ,Transmit queue interrupt source select" "Buffer empty,Msg transmitted"
|
|
bitfld.long 0x00 12. " TXQIE ,Transmit queue interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " TXQDC ,Transmit queue depth configuration" "Disabled,,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0. " TXQE ,Transmit queue enable" "Disabled,Enabled"
|
|
group.long 0x3B0++0x03
|
|
line.long 0x00 "RSCAN0TXQCC1,Transmit Queue Configuration and Control Register 1"
|
|
bitfld.long 0x00 13. " TXQIM ,Transmit queue interrupt source select" "Buffer empty,Msg transmitted"
|
|
bitfld.long 0x00 12. " TXQIE ,Transmit queue interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " TXQDC ,Transmit queue depth configuration" "Disabled,,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
newline
|
|
bitfld.long 0x00 0. " TXQE ,Transmit queue enable" "Disabled,Enabled"
|
|
group.long 0x3C0++0x03
|
|
line.long 0x00 "RSCAN0TXQSTS0,Transmit Queue Status Register 0"
|
|
bitfld.long 0x00 2. " TXQIF ,Transmit queue interrupt request flag" "Not requested,Requested"
|
|
rbitfld.long 0x00 1. " TXQFLL ,Transmit queue full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " TXQEMP ,Transmit queue empty status flag" "Not empty,Empty"
|
|
group.long 0x3C4++0x03
|
|
line.long 0x00 "RSCAN0TXQSTS1,Transmit Queue Status Register 1"
|
|
bitfld.long 0x00 2. " TXQIF ,Transmit queue interrupt request flag" "Not requested,Requested"
|
|
rbitfld.long 0x00 1. " TXQFLL ,Transmit queue full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " TXQEMP ,Transmit queue empty status flag" "Not empty,Empty"
|
|
wgroup.long 0x3E0++0x03
|
|
line.long 0x00 "RSCAN0TXQPCTR0,Transmit Queue Pointer Control Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " TXQPC ,Transmit queue pointer control"
|
|
wgroup.long 0x3E4++0x03
|
|
line.long 0x00 "RSCAN0TXQPCTR1,Transmit Queue Pointer Control Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " TXQPC ,Transmit queue pointer control"
|
|
newline
|
|
group.long 0x400++0x03
|
|
line.long 0x00 "RSCAN0THLCC0,Transmit History Configuration and Control Register 0"
|
|
bitfld.long 0x00 10. " THLDTE ,Transmit history target buffer select" "FIFO buffers/Transmit queue,Transmit buffers/FIFO/queue"
|
|
bitfld.long 0x00 9. " THLIM ,Transmit history interrupt source select" "12 sets,Single"
|
|
bitfld.long 0x00 8. " THLIE ,Transmit history interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " THLE ,Transmit history buffer enable" "Disabled,Enabled"
|
|
group.long 0x404++0x03
|
|
line.long 0x00 "RSCAN0THLCC1,Transmit History Configuration and Control Register 1"
|
|
bitfld.long 0x00 10. " THLDTE ,Transmit history target buffer select" "FIFO buffers/Transmit queue,Transmit buffers/FIFO/queue"
|
|
bitfld.long 0x00 9. " THLIM ,Transmit history interrupt source select" "12 sets,Single"
|
|
bitfld.long 0x00 8. " THLIE ,Transmit history interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " THLE ,Transmit history buffer enable" "Disabled,Enabled"
|
|
newline
|
|
group.long 0x420++0x03
|
|
line.long 0x00 "RSCAN0THLSTS0,Transmit History Status Register 0"
|
|
rbitfld.long 0x00 8.--12. " THLMC ,Transmit history buffer unread data counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 3. " THLIF ,Transmit history interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " THLELT ,Transmit history buffer overflow flag" "Not occurred,Occurred"
|
|
newline
|
|
rbitfld.long 0x00 1. " THLFLL ,Transmit history buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " THLEMP ,Transmit history buffer empty status flag" "Not empty,Empty"
|
|
group.long 0x424++0x03
|
|
line.long 0x00 "RSCAN0THLSTS1,Transmit History Status Register 1"
|
|
rbitfld.long 0x00 8.--12. " THLMC ,Transmit history buffer unread data counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31"
|
|
bitfld.long 0x00 3. " THLIF ,Transmit history interrupt request flag" "Not requested,Requested"
|
|
bitfld.long 0x00 2. " THLELT ,Transmit history buffer overflow flag" "Not occurred,Occurred"
|
|
newline
|
|
rbitfld.long 0x00 1. " THLFLL ,Transmit history buffer full status flag" "Not full,Full"
|
|
rbitfld.long 0x00 0. " THLEMP ,Transmit history buffer empty status flag" "Not empty,Empty"
|
|
rgroup.long 0x1800++0x03
|
|
line.long 0x00 "RSCAN0THLACC0,Transmit History Access Register 0"
|
|
hexmask.long.byte 0x00 8.--15. 1. " TID ,Label data"
|
|
bitfld.long 0x00 3.--6. " BN ,Buffer number data" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--2. " BT ,Buffer type data" ",Transmit buffer,FIFO buffer,,Transmit queue,?..."
|
|
rgroup.long 0x1804++0x03
|
|
line.long 0x00 "RSCAN0THLACC1,Transmit History Access Register 1"
|
|
hexmask.long.byte 0x00 8.--15. 1. " TID ,Label data"
|
|
bitfld.long 0x00 3.--6. " BN ,Buffer number data" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0.--2. " BT ,Buffer type data" ",Transmit buffer,FIFO buffer,,Transmit queue,?..."
|
|
wgroup.long 0x440++0x03
|
|
line.long 0x00 "RSCAN0THLPCTR0,Transmit History Pointer Control Register 0"
|
|
hexmask.long.byte 0x00 0.--7. 1. " THLPC ,Transmit history list pointer control"
|
|
wgroup.long 0x444++0x03
|
|
line.long 0x00 "RSCAN0THLPCTR1,Transmit History Pointer Control Register 1"
|
|
hexmask.long.byte 0x00 0.--7. 1. " THLPC ,Transmit history list pointer control"
|
|
tree.end
|
|
newline
|
|
width 15.
|
|
group.long 0x468++0x07
|
|
line.long 0x00 "RSCAN0GTSTCFG,Global Test Configuration Register"
|
|
sif cpuis("R7S91*")
|
|
hexmask.long.byte 0x00 16.--22. 1. " RTMPS ,RAM test page configuration"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 4. " C4ICBCE ,RSCAN4 inter-channel communication test enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " C3ICBCE ,RSCAN3 inter-channel communication test enable" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.long 0x00 1. " C1ICBCE ,CAN1 inter-channel communication test enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " C0ICBCE ,CAN0 inter-channel communication test enable" "Disabled,Enabled"
|
|
line.long 0x04 "RSCAN0GTSTCTR,Global Test Control Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x04 0. " ICBCTME ,Communication test between channels enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.long 0x04 2. " RTME ,RAM test enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " ICBCTME ,Communication test between channels enable" "Disabled,Enabled"
|
|
endif
|
|
wgroup.long 0x47C++0x03
|
|
line.long 0x00 "RSCAN0GLOCKK,Global Lock Key Register"
|
|
hexmask.long.word 0x00 0.--15. 1. " LOCK ,Lock key"
|
|
sif cpuis("R7S91*")
|
|
group.long 0x1900++0x03
|
|
line.long 0x00 "RSCAN0RPGACC0,RAM Test Page Access Register 0"
|
|
group.long 0x1904++0x03
|
|
line.long 0x00 "RSCAN0RPGACC1,RAM Test Page Access Register 1"
|
|
group.long 0x1908++0x03
|
|
line.long 0x00 "RSCAN0RPGACC2,RAM Test Page Access Register 2"
|
|
group.long 0x190C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC3,RAM Test Page Access Register 3"
|
|
group.long 0x1910++0x03
|
|
line.long 0x00 "RSCAN0RPGACC4,RAM Test Page Access Register 4"
|
|
group.long 0x1914++0x03
|
|
line.long 0x00 "RSCAN0RPGACC5,RAM Test Page Access Register 5"
|
|
group.long 0x1918++0x03
|
|
line.long 0x00 "RSCAN0RPGACC6,RAM Test Page Access Register 6"
|
|
group.long 0x191C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC7,RAM Test Page Access Register 7"
|
|
group.long 0x1920++0x03
|
|
line.long 0x00 "RSCAN0RPGACC8,RAM Test Page Access Register 8"
|
|
group.long 0x1924++0x03
|
|
line.long 0x00 "RSCAN0RPGACC9,RAM Test Page Access Register 9"
|
|
group.long 0x1928++0x03
|
|
line.long 0x00 "RSCAN0RPGACC10,RAM Test Page Access Register 10"
|
|
group.long 0x192C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC11,RAM Test Page Access Register 11"
|
|
group.long 0x1930++0x03
|
|
line.long 0x00 "RSCAN0RPGACC12,RAM Test Page Access Register 12"
|
|
group.long 0x1934++0x03
|
|
line.long 0x00 "RSCAN0RPGACC13,RAM Test Page Access Register 13"
|
|
group.long 0x1938++0x03
|
|
line.long 0x00 "RSCAN0RPGACC14,RAM Test Page Access Register 14"
|
|
group.long 0x193C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC15,RAM Test Page Access Register 15"
|
|
group.long 0x1940++0x03
|
|
line.long 0x00 "RSCAN0RPGACC16,RAM Test Page Access Register 16"
|
|
group.long 0x1944++0x03
|
|
line.long 0x00 "RSCAN0RPGACC17,RAM Test Page Access Register 17"
|
|
group.long 0x1948++0x03
|
|
line.long 0x00 "RSCAN0RPGACC18,RAM Test Page Access Register 18"
|
|
group.long 0x194C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC19,RAM Test Page Access Register 19"
|
|
group.long 0x1950++0x03
|
|
line.long 0x00 "RSCAN0RPGACC20,RAM Test Page Access Register 20"
|
|
group.long 0x1954++0x03
|
|
line.long 0x00 "RSCAN0RPGACC21,RAM Test Page Access Register 21"
|
|
group.long 0x1958++0x03
|
|
line.long 0x00 "RSCAN0RPGACC22,RAM Test Page Access Register 22"
|
|
group.long 0x195C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC23,RAM Test Page Access Register 23"
|
|
group.long 0x1960++0x03
|
|
line.long 0x00 "RSCAN0RPGACC24,RAM Test Page Access Register 24"
|
|
group.long 0x1964++0x03
|
|
line.long 0x00 "RSCAN0RPGACC25,RAM Test Page Access Register 25"
|
|
group.long 0x1968++0x03
|
|
line.long 0x00 "RSCAN0RPGACC26,RAM Test Page Access Register 26"
|
|
group.long 0x196C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC27,RAM Test Page Access Register 27"
|
|
group.long 0x1970++0x03
|
|
line.long 0x00 "RSCAN0RPGACC28,RAM Test Page Access Register 28"
|
|
group.long 0x1974++0x03
|
|
line.long 0x00 "RSCAN0RPGACC29,RAM Test Page Access Register 29"
|
|
group.long 0x1978++0x03
|
|
line.long 0x00 "RSCAN0RPGACC30,RAM Test Page Access Register 30"
|
|
group.long 0x197C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC31,RAM Test Page Access Register 31"
|
|
group.long 0x1980++0x03
|
|
line.long 0x00 "RSCAN0RPGACC32,RAM Test Page Access Register 32"
|
|
group.long 0x1984++0x03
|
|
line.long 0x00 "RSCAN0RPGACC33,RAM Test Page Access Register 33"
|
|
group.long 0x1988++0x03
|
|
line.long 0x00 "RSCAN0RPGACC34,RAM Test Page Access Register 34"
|
|
group.long 0x198C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC35,RAM Test Page Access Register 35"
|
|
group.long 0x1990++0x03
|
|
line.long 0x00 "RSCAN0RPGACC36,RAM Test Page Access Register 36"
|
|
group.long 0x1994++0x03
|
|
line.long 0x00 "RSCAN0RPGACC37,RAM Test Page Access Register 37"
|
|
group.long 0x1998++0x03
|
|
line.long 0x00 "RSCAN0RPGACC38,RAM Test Page Access Register 38"
|
|
group.long 0x199C++0x03
|
|
line.long 0x00 "RSCAN0RPGACC39,RAM Test Page Access Register 39"
|
|
group.long 0x19A0++0x03
|
|
line.long 0x00 "RSCAN0RPGACC40,RAM Test Page Access Register 40"
|
|
group.long 0x19A4++0x03
|
|
line.long 0x00 "RSCAN0RPGACC41,RAM Test Page Access Register 41"
|
|
group.long 0x19A8++0x03
|
|
line.long 0x00 "RSCAN0RPGACC42,RAM Test Page Access Register 42"
|
|
group.long 0x19AC++0x03
|
|
line.long 0x00 "RSCAN0RPGACC43,RAM Test Page Access Register 43"
|
|
group.long 0x19B0++0x03
|
|
line.long 0x00 "RSCAN0RPGACC44,RAM Test Page Access Register 44"
|
|
group.long 0x19B4++0x03
|
|
line.long 0x00 "RSCAN0RPGACC45,RAM Test Page Access Register 45"
|
|
group.long 0x19B8++0x03
|
|
line.long 0x00 "RSCAN0RPGACC46,RAM Test Page Access Register 46"
|
|
group.long 0x19BC++0x03
|
|
line.long 0x00 "RSCAN0RPGACC47,RAM Test Page Access Register 47"
|
|
group.long 0x19C0++0x03
|
|
line.long 0x00 "RSCAN0RPGACC48,RAM Test Page Access Register 48"
|
|
group.long 0x19C4++0x03
|
|
line.long 0x00 "RSCAN0RPGACC49,RAM Test Page Access Register 49"
|
|
group.long 0x19C8++0x03
|
|
line.long 0x00 "RSCAN0RPGACC50,RAM Test Page Access Register 50"
|
|
group.long 0x19CC++0x03
|
|
line.long 0x00 "RSCAN0RPGACC51,RAM Test Page Access Register 51"
|
|
group.long 0x19D0++0x03
|
|
line.long 0x00 "RSCAN0RPGACC52,RAM Test Page Access Register 52"
|
|
group.long 0x19D4++0x03
|
|
line.long 0x00 "RSCAN0RPGACC53,RAM Test Page Access Register 53"
|
|
group.long 0x19D8++0x03
|
|
line.long 0x00 "RSCAN0RPGACC54,RAM Test Page Access Register 54"
|
|
group.long 0x19DC++0x03
|
|
line.long 0x00 "RSCAN0RPGACC55,RAM Test Page Access Register 55"
|
|
group.long 0x19E0++0x03
|
|
line.long 0x00 "RSCAN0RPGACC56,RAM Test Page Access Register 56"
|
|
group.long 0x19E4++0x03
|
|
line.long 0x00 "RSCAN0RPGACC57,RAM Test Page Access Register 57"
|
|
group.long 0x19E8++0x03
|
|
line.long 0x00 "RSCAN0RPGACC58,RAM Test Page Access Register 58"
|
|
group.long 0x19EC++0x03
|
|
line.long 0x00 "RSCAN0RPGACC59,RAM Test Page Access Register 59"
|
|
group.long 0x19F0++0x03
|
|
line.long 0x00 "RSCAN0RPGACC60,RAM Test Page Access Register 60"
|
|
group.long 0x19F4++0x03
|
|
line.long 0x00 "RSCAN0RPGACC61,RAM Test Page Access Register 61"
|
|
group.long 0x19F8++0x03
|
|
line.long 0x00 "RSCAN0RPGACC62,RAM Test Page Access Register 62"
|
|
group.long 0x19FC++0x03
|
|
line.long 0x00 "RSCAN0RPGACC63,RAM Test Page Access Register 63"
|
|
group.long 0x03000++0x03
|
|
line.long 0x00 "ECCRCANCTL,RSCAN ECC Control Register"
|
|
rbitfld.long 0x00 31. " ECDEDF7 ,2-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 30. " ECSEDF7 ,1-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 29. " ECDEDF6 ,2-bit ECC error detection flag" "Not occurred,Occurred"
|
|
newline
|
|
rbitfld.long 0x00 28. " ECSEDF6 ,1-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 27. " ECDEDF5 ,2-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 26. " ECSEDF5 ,1-bit ECC error detection flag" "Not occurred,Occurred"
|
|
newline
|
|
rbitfld.long 0x00 25. " ECDEDF4 ,2-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 24. " ECSEDF4 ,1-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 23. " ECDEDF3 ,2-bit ECC error detection flag" "Not occurred,Occurred"
|
|
newline
|
|
rbitfld.long 0x00 22. " ECSEDF3 ,1-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 21. " ECDEDF2 ,2-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 20. " ECSEDF2 ,1-bit ECC error detection flag" "Not occurred,Occurred"
|
|
newline
|
|
rbitfld.long 0x00 19. " ECDEDF1 ,2-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 18. " ECSEDF1 ,1-bit ECC error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 17. " ECDEDF0 ,2-bit ECC error detection flag" "Not occurred,Occurred"
|
|
newline
|
|
rbitfld.long 0x00 16. " ECSEDF0 ,1-bit ECC error detection flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 15. " EMCA1 ,Access control 1 to ECC mode selection" "Disabled,Enabled"
|
|
bitfld.long 0x00 14. " EMCA0 ,Access control 0 to ECC mode selection" "Disabled,Enabled"
|
|
newline
|
|
rbitfld.long 0x00 11. " ECOVFF ,ECC overflow detection flag" "Not occurred,Occurred"
|
|
bitfld.long 0x00 10. " ECER2C ,2-bit ECC error detection flag clear" "Not cleared,Cleared"
|
|
bitfld.long 0x00 9. " ECER1C ,1-bit ECC error detection flag clear" "Not cleared,Cleared"
|
|
newline
|
|
bitfld.long 0x00 7. " ECTHM ,ECC function through mode select" "Disabled,Enabled"
|
|
bitfld.long 0x00 6. " ECERVF ,ECC error detection enable flag" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EC1ECP ,1-bit error correction enable" "Corrected,Not corrected"
|
|
newline
|
|
bitfld.long 0x00 4. " EC2EDIC ,2-bit error detection interrupt control" "Not output,Output"
|
|
bitfld.long 0x00 3. " EC1EDIC ,2-bit error detection interrupt control" "Not output,Output"
|
|
rbitfld.long 0x00 2. " ECER2F ,2-bit error detection flag" "Not occurred,Occurred"
|
|
newline
|
|
rbitfld.long 0x00 1. " ECER1F ,1-bit error detection flag" "Not occurred,Occurred"
|
|
rbitfld.long 0x00 0. " ECEMF ,ECC error indication flag" "Not occurred,Occurred"
|
|
rgroup.long 0x3010++0x03
|
|
line.long 0x00 "ECCRCANEAD0,RSCAN ECC Error Address Register 0"
|
|
hexmask.long.word 0x00 0.--10. 1. " ECEAD0 ,ECC error address storage"
|
|
rgroup.long 0x3014++0x03
|
|
line.long 0x00 "ECCRCANEAD1,RSCAN ECC Error Address Register 1"
|
|
hexmask.long.word 0x00 0.--10. 1. " ECEAD1 ,ECC error address storage"
|
|
rgroup.long 0x3018++0x03
|
|
line.long 0x00 "ECCRCANEAD2,RSCAN ECC Error Address Register 2"
|
|
hexmask.long.word 0x00 0.--10. 1. " ECEAD2 ,ECC error address storage"
|
|
rgroup.long 0x301C++0x03
|
|
line.long 0x00 "ECCRCANEAD3,RSCAN ECC Error Address Register 3"
|
|
hexmask.long.word 0x00 0.--10. 1. " ECEAD3 ,ECC error address storage"
|
|
rgroup.long 0x3020++0x03
|
|
line.long 0x00 "ECCRCANEAD4,RSCAN ECC Error Address Register 4"
|
|
hexmask.long.word 0x00 0.--10. 1. " ECEAD4 ,ECC error address storage"
|
|
rgroup.long 0x3024++0x03
|
|
line.long 0x00 "ECCRCANEAD5,RSCAN ECC Error Address Register 5"
|
|
hexmask.long.word 0x00 0.--10. 1. " ECEAD5 ,ECC error address storage"
|
|
rgroup.long 0x3028++0x03
|
|
line.long 0x00 "ECCRCANEAD6,RSCAN ECC Error Address Register 6"
|
|
hexmask.long.word 0x00 0.--10. 1. " ECEAD6 ,ECC error address storage"
|
|
rgroup.long 0x302C++0x03
|
|
line.long 0x00 "ECCRCANEAD7,RSCAN ECC Error Address Register 7"
|
|
hexmask.long.word 0x00 0.--10. 1. " ECEAD7 ,ECC error address storage"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree.open "RSPIa (Serial Peripheral Interface)"
|
|
tree "RSPI0"
|
|
base ad:0xA0068000
|
|
width 8.
|
|
group.byte 0x00++0x03
|
|
line.byte 0x00 "SPCR,RSPI Control Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 7. " SPRIE ,RSPI receive interrupt enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 7. " SPRIE ,Reception buffer full interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
bitfld.byte 0x00 6. " SPE ,RSPI function enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 5. " SPTIE ,RSPI transmit interrupt enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 5. " SPTIE ,Transmission buffer empty interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x00 4. " SPEIE ,RSPI error interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " MSTR ,RSPI master/slave mode select" "Slave,Master"
|
|
bitfld.byte 0x00 2. " MODFEN ,Mode fault error detection enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TXMD ,Communications operating mode select" "Full-duplex,Transmit only"
|
|
bitfld.byte 0x00 0. " SPMS ,RSPI mode select" "SPI operation,Clock synchronous operation"
|
|
newline
|
|
line.byte 0x01 "SSLP,RSPI Slave Select Polarity Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x01 3. " SSL3P ,SSL3 signal polarity setting" "0-active,1-active"
|
|
bitfld.byte 0x01 2. " SSL2P ,SSL2 signal polarity setting" "Low,High"
|
|
bitfld.byte 0x01 1. " SSL1P ,SSL1 signal polarity setting" "Low,High"
|
|
newline
|
|
bitfld.byte 0x01 0. " SSL0P ,SSL0 signal polarity setting" "Low,High"
|
|
else
|
|
bitfld.byte 0x01 3. " SSL3P ,SSL3 signal polarity setting" "Active low,Active high"
|
|
bitfld.byte 0x01 2. " SSL2P ,SSL2 signal polarity setting" "Active low,Active high"
|
|
bitfld.byte 0x01 1. " SSL1P ,SSL1 signal polarity setting" "Active low,Active high"
|
|
newline
|
|
bitfld.byte 0x01 0. " SSL0P ,SSL0 signal polarity setting" "Active low,Active high"
|
|
endif
|
|
line.byte 0x02 "SPPCR,RSPI Pin Control Register"
|
|
bitfld.byte 0x02 5. " MOIFE ,MOSI idle value fixing enable" "Disabled,Enabled"
|
|
bitfld.byte 0x02 4. " MOIFV ,MOSI idle fixed value" "0,1"
|
|
sif !cpuis("RX62T*")
|
|
bitfld.byte 0x02 2. " SPOM ,RSPI output pin mode" "CMOS,Open-drain"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x02 1. " SPLP2 ,RSPI loopback 2" "Normal mode,Loopback mode"
|
|
bitfld.byte 0x02 0. " SPLP ,RSPI loopback" "Normal mode,Loopback mode"
|
|
line.byte 0x03 "SPSR,RSPI Status Register"
|
|
sif cpuis("RX630")||cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x03 3. " PERF ,Parity error flag" "Not occurred,Occurred"
|
|
else
|
|
bitfld.byte 0x03 7. " SPRF ,Receive buffer full flag" "No valid data,Valid data"
|
|
bitfld.byte 0x03 5. " SPTEF ,Transmit buffer empty flag" "Full,Empty"
|
|
bitfld.byte 0x03 3. " PERF ,Parity error flag" "Not occurred,Occurred"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x03 2. " MODF ,Mode fault error flag" "Not occurred,Occurred"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x03 1. " IDLNF ,RSPI idle flag" "Idle,Transfer"
|
|
else
|
|
bitfld.byte 0x03 1. " IDLNF ,RSPI idle flag" "Idle,Transfer"
|
|
endif
|
|
bitfld.byte 0x03 0. " OVRF ,Overrun error flag" "Not occurred,Occurred"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
else
|
|
if (((per.b(ad:0xA0068000+0x0B))&0x20)==0x00)
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
else
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
endif
|
|
endif
|
|
group.byte 0x08++0x00
|
|
line.byte 0x00 "SPSCR,RSPI Sequence Control Register"
|
|
bitfld.byte 0x00 0.--2. " SPSLN ,RSPI sequence length specification" "1,2,3,4,5,6,7,8"
|
|
rgroup.byte 0x09++0x00
|
|
line.byte 0x00 "SPSSR,RSPI Sequence Status Register"
|
|
bitfld.byte 0x00 4.--6. " SPECM ,RSPI error command" "SPCMD0,SPCMD1,SPCMD2,SPCMD3,SPCMD4,SPCMD5,SPCMD6,SPCMD7"
|
|
bitfld.byte 0x00 0.--2. " SPCP ,RSPI command pointer " "SPCMD0,SPCMD1,SPCMD2,SPCMD3,SPCMD4,SPCMD5,SPCMD6,SPCMD7"
|
|
group.byte 0x0A++0x03
|
|
line.byte 0x00 "SPBR,RSPI Bit Rate Register"
|
|
line.byte 0x01 "SPDCR,RSPI Data Control Register"
|
|
bitfld.byte 0x01 5. " SPLW ,RSPI longword access/word access specification" "Words,Longwords"
|
|
bitfld.byte 0x01 4. " SPRDTD ,RSPI receive/transmit data selection" "Receive,Transmit"
|
|
sif !cpuis("RX64M")&&!cpuis("R7S91*")
|
|
bitfld.byte 0x01 2.--3. " SLSEL ,SSl pin output selection (SSL0/SSL1/SSL2/SSL3)" "Output/Output/Output/Output,Output/IO/IO/IO,Output/Output/IO/IO,?..."
|
|
endif
|
|
newline
|
|
bitfld.byte 0x01 0.--1. " SPFC ,Number of frames specification" "1,2,3,4"
|
|
line.byte 0x02 "SPCKD,RSPI Clock Delay Register"
|
|
bitfld.byte 0x02 0.--2. " SCKDL ,RSPCK delay setting" "1RSPCK,2RSPCK,3RSPCK,4RSPCK,5RSPCK,6RSPCK,7RSPCK,8RSPCK"
|
|
line.byte 0x03 "SSLND,RSPI Slave Select Negation Delay Register"
|
|
bitfld.byte 0x03 0.--2. " SLNDL ,SSL negation delay setting" "1RSPCK,2RSPCK,3RSPCK,4RSPCK,5RSPCK,6RSPCK,7RSPCK,8RSPCK"
|
|
sif cpuis("R7S91*")
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "SPND,RSPI Next-Access Delay Register"
|
|
bitfld.byte 0x00 0.--2. " SPNDL ,RSPI next-access delay setting" "1RSPCK+2SERICLK,2RSPCK+2SERICLK,3RSPCK+2SERICLK,4RSPCK+2SERICLK,5RSPCK+2SERICLK,6RSPCK+2SERICLK,7RSPCK+2SERICLK,8RSPCK+2SERICLK"
|
|
else
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "SPND,RSPI Next-Access Delay Register"
|
|
bitfld.byte 0x00 0.--2. " SPNDL ,RSPI next-access delay setting" "1RSPCK+2PCLK,2RSPCK+2PCLK,3RSPCK+2PCLK,4RSPCK+2PCLK,5RSPCK+2PCLK,6RSPCK+2PCLK,7RSPCK+2PCLK,8RSPCK+2PCLK"
|
|
endif
|
|
group.byte 0x0F++0x00
|
|
line.byte 0x00 "SPCR2,RSPI Control Register 2"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x00 4. " SCKASE ,RSPCK auto-stop function enable" "Disabled,Enabled"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x00 3. " PTE ,Parity self-testing enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " SPIIE ,RSPI idle interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " SPOE ,Parity mode" "Even,Odd"
|
|
bitfld.byte 0x00 0. " SPPE ,Parity enable" "Disabled,Enabled"
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "SPCMD0,RSPI Command Register 0"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "SPCMD1,RSPI Command Register 1"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "SPCMD2,RSPI Command Register 2"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "SPCMD3,RSPI Command Register 3"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x18++0x01
|
|
line.word 0x00 "SPCMD4,RSPI Command Register 4"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1A++0x01
|
|
line.word 0x00 "SPCMD5,RSPI Command Register 5"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1C++0x01
|
|
line.word 0x00 "SPCMD6,RSPI Command Register 6"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1E++0x01
|
|
line.word 0x00 "SPCMD7,RSPI Command Register 7"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
width 0x0B
|
|
tree.end
|
|
tree "RSPI1"
|
|
base ad:0xA0068400
|
|
width 8.
|
|
group.byte 0x00++0x03
|
|
line.byte 0x00 "SPCR,RSPI Control Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 7. " SPRIE ,RSPI receive interrupt enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 7. " SPRIE ,Reception buffer full interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
bitfld.byte 0x00 6. " SPE ,RSPI function enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 5. " SPTIE ,RSPI transmit interrupt enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 5. " SPTIE ,Transmission buffer empty interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x00 4. " SPEIE ,RSPI error interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " MSTR ,RSPI master/slave mode select" "Slave,Master"
|
|
bitfld.byte 0x00 2. " MODFEN ,Mode fault error detection enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TXMD ,Communications operating mode select" "Full-duplex,Transmit only"
|
|
bitfld.byte 0x00 0. " SPMS ,RSPI mode select" "SPI operation,Clock synchronous operation"
|
|
newline
|
|
line.byte 0x01 "SSLP,RSPI Slave Select Polarity Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x01 3. " SSL3P ,SSL3 signal polarity setting" "0-active,1-active"
|
|
bitfld.byte 0x01 2. " SSL2P ,SSL2 signal polarity setting" "Low,High"
|
|
bitfld.byte 0x01 1. " SSL1P ,SSL1 signal polarity setting" "Low,High"
|
|
newline
|
|
bitfld.byte 0x01 0. " SSL0P ,SSL0 signal polarity setting" "Low,High"
|
|
else
|
|
bitfld.byte 0x01 1. " SSL1P ,SSL1 signal polarity setting" "Active low,Active high"
|
|
bitfld.byte 0x01 0. " SSL0P ,SSL0 signal polarity setting" "Active low,Active high"
|
|
endif
|
|
line.byte 0x02 "SPPCR,RSPI Pin Control Register"
|
|
bitfld.byte 0x02 5. " MOIFE ,MOSI idle value fixing enable" "Disabled,Enabled"
|
|
bitfld.byte 0x02 4. " MOIFV ,MOSI idle fixed value" "0,1"
|
|
sif !cpuis("RX62T*")
|
|
bitfld.byte 0x02 2. " SPOM ,RSPI output pin mode" "CMOS,Open-drain"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x02 1. " SPLP2 ,RSPI loopback 2" "Normal mode,Loopback mode"
|
|
bitfld.byte 0x02 0. " SPLP ,RSPI loopback" "Normal mode,Loopback mode"
|
|
line.byte 0x03 "SPSR,RSPI Status Register"
|
|
sif cpuis("RX630")||cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x03 3. " PERF ,Parity error flag" "Not occurred,Occurred"
|
|
else
|
|
bitfld.byte 0x03 7. " SPRF ,Receive buffer full flag" "No valid data,Valid data"
|
|
bitfld.byte 0x03 5. " SPTEF ,Transmit buffer empty flag" "Full,Empty"
|
|
bitfld.byte 0x03 3. " PERF ,Parity error flag" "Not occurred,Occurred"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x03 2. " MODF ,Mode fault error flag" "Not occurred,Occurred"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x03 1. " IDLNF ,RSPI idle flag" "Idle,Transfer"
|
|
else
|
|
bitfld.byte 0x03 1. " IDLNF ,RSPI idle flag" "Idle,Transfer"
|
|
endif
|
|
bitfld.byte 0x03 0. " OVRF ,Overrun error flag" "Not occurred,Occurred"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
else
|
|
if (((per.b(ad:0xA0068400+0x0B))&0x20)==0x00)
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
else
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
endif
|
|
endif
|
|
group.byte 0x08++0x00
|
|
line.byte 0x00 "SPSCR,RSPI Sequence Control Register"
|
|
bitfld.byte 0x00 0.--2. " SPSLN ,RSPI sequence length specification" "1,2,3,4,5,6,7,8"
|
|
rgroup.byte 0x09++0x00
|
|
line.byte 0x00 "SPSSR,RSPI Sequence Status Register"
|
|
bitfld.byte 0x00 4.--6. " SPECM ,RSPI error command" "SPCMD0,SPCMD1,SPCMD2,SPCMD3,SPCMD4,SPCMD5,SPCMD6,SPCMD7"
|
|
bitfld.byte 0x00 0.--2. " SPCP ,RSPI command pointer " "SPCMD0,SPCMD1,SPCMD2,SPCMD3,SPCMD4,SPCMD5,SPCMD6,SPCMD7"
|
|
group.byte 0x0A++0x03
|
|
line.byte 0x00 "SPBR,RSPI Bit Rate Register"
|
|
line.byte 0x01 "SPDCR,RSPI Data Control Register"
|
|
bitfld.byte 0x01 5. " SPLW ,RSPI longword access/word access specification" "Words,Longwords"
|
|
bitfld.byte 0x01 4. " SPRDTD ,RSPI receive/transmit data selection" "Receive,Transmit"
|
|
sif !cpuis("RX64M")&&!cpuis("R7S91*")
|
|
bitfld.byte 0x01 2.--3. " SLSEL ,SSl pin output selection (SSL0/SSL1/SSL2/SSL3)" "Output/Output/Output/Output,Output/IO/IO/IO,Output/Output/IO/IO,?..."
|
|
endif
|
|
newline
|
|
bitfld.byte 0x01 0.--1. " SPFC ,Number of frames specification" "1,2,3,4"
|
|
line.byte 0x02 "SPCKD,RSPI Clock Delay Register"
|
|
bitfld.byte 0x02 0.--2. " SCKDL ,RSPCK delay setting" "1RSPCK,2RSPCK,3RSPCK,4RSPCK,5RSPCK,6RSPCK,7RSPCK,8RSPCK"
|
|
line.byte 0x03 "SSLND,RSPI Slave Select Negation Delay Register"
|
|
bitfld.byte 0x03 0.--2. " SLNDL ,SSL negation delay setting" "1RSPCK,2RSPCK,3RSPCK,4RSPCK,5RSPCK,6RSPCK,7RSPCK,8RSPCK"
|
|
sif cpuis("R7S91*")
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "SPND,RSPI Next-Access Delay Register"
|
|
bitfld.byte 0x00 0.--2. " SPNDL ,RSPI next-access delay setting" "1RSPCK+2SERICLK,2RSPCK+2SERICLK,3RSPCK+2SERICLK,4RSPCK+2SERICLK,5RSPCK+2SERICLK,6RSPCK+2SERICLK,7RSPCK+2SERICLK,8RSPCK+2SERICLK"
|
|
else
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "SPND,RSPI Next-Access Delay Register"
|
|
bitfld.byte 0x00 0.--2. " SPNDL ,RSPI next-access delay setting" "1RSPCK+2PCLK,2RSPCK+2PCLK,3RSPCK+2PCLK,4RSPCK+2PCLK,5RSPCK+2PCLK,6RSPCK+2PCLK,7RSPCK+2PCLK,8RSPCK+2PCLK"
|
|
endif
|
|
group.byte 0x0F++0x00
|
|
line.byte 0x00 "SPCR2,RSPI Control Register 2"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x00 4. " SCKASE ,RSPCK auto-stop function enable" "Disabled,Enabled"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x00 3. " PTE ,Parity self-testing enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " SPIIE ,RSPI idle interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " SPOE ,Parity mode" "Even,Odd"
|
|
bitfld.byte 0x00 0. " SPPE ,Parity enable" "Disabled,Enabled"
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "SPCMD0,RSPI Command Register 0"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "SPCMD1,RSPI Command Register 1"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "SPCMD2,RSPI Command Register 2"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "SPCMD3,RSPI Command Register 3"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x18++0x01
|
|
line.word 0x00 "SPCMD4,RSPI Command Register 4"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1A++0x01
|
|
line.word 0x00 "SPCMD5,RSPI Command Register 5"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1C++0x01
|
|
line.word 0x00 "SPCMD6,RSPI Command Register 6"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1E++0x01
|
|
line.word 0x00 "SPCMD7,RSPI Command Register 7"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
width 0x0B
|
|
tree.end
|
|
tree "RSPI2"
|
|
base ad:0xA0068800
|
|
width 8.
|
|
group.byte 0x00++0x03
|
|
line.byte 0x00 "SPCR,RSPI Control Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 7. " SPRIE ,RSPI receive interrupt enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 7. " SPRIE ,Reception buffer full interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
bitfld.byte 0x00 6. " SPE ,RSPI function enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 5. " SPTIE ,RSPI transmit interrupt enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 5. " SPTIE ,Transmission buffer empty interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x00 4. " SPEIE ,RSPI error interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " MSTR ,RSPI master/slave mode select" "Slave,Master"
|
|
bitfld.byte 0x00 2. " MODFEN ,Mode fault error detection enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TXMD ,Communications operating mode select" "Full-duplex,Transmit only"
|
|
bitfld.byte 0x00 0. " SPMS ,RSPI mode select" "SPI operation,Clock synchronous operation"
|
|
newline
|
|
line.byte 0x01 "SSLP,RSPI Slave Select Polarity Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x01 3. " SSL3P ,SSL3 signal polarity setting" "0-active,1-active"
|
|
bitfld.byte 0x01 2. " SSL2P ,SSL2 signal polarity setting" "Low,High"
|
|
bitfld.byte 0x01 1. " SSL1P ,SSL1 signal polarity setting" "Low,High"
|
|
newline
|
|
bitfld.byte 0x01 0. " SSL0P ,SSL0 signal polarity setting" "Low,High"
|
|
else
|
|
bitfld.byte 0x01 0. " SSL0P ,SSL0 signal polarity setting" "Active low,Active high"
|
|
endif
|
|
line.byte 0x02 "SPPCR,RSPI Pin Control Register"
|
|
bitfld.byte 0x02 5. " MOIFE ,MOSI idle value fixing enable" "Disabled,Enabled"
|
|
bitfld.byte 0x02 4. " MOIFV ,MOSI idle fixed value" "0,1"
|
|
sif !cpuis("RX62T*")
|
|
bitfld.byte 0x02 2. " SPOM ,RSPI output pin mode" "CMOS,Open-drain"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x02 1. " SPLP2 ,RSPI loopback 2" "Normal mode,Loopback mode"
|
|
bitfld.byte 0x02 0. " SPLP ,RSPI loopback" "Normal mode,Loopback mode"
|
|
line.byte 0x03 "SPSR,RSPI Status Register"
|
|
sif cpuis("RX630")||cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x03 3. " PERF ,Parity error flag" "Not occurred,Occurred"
|
|
else
|
|
bitfld.byte 0x03 7. " SPRF ,Receive buffer full flag" "No valid data,Valid data"
|
|
bitfld.byte 0x03 5. " SPTEF ,Transmit buffer empty flag" "Full,Empty"
|
|
bitfld.byte 0x03 3. " PERF ,Parity error flag" "Not occurred,Occurred"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x03 2. " MODF ,Mode fault error flag" "Not occurred,Occurred"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x03 1. " IDLNF ,RSPI idle flag" "Idle,Transfer"
|
|
else
|
|
bitfld.byte 0x03 1. " IDLNF ,RSPI idle flag" "Idle,Transfer"
|
|
endif
|
|
bitfld.byte 0x03 0. " OVRF ,Overrun error flag" "Not occurred,Occurred"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
else
|
|
if (((per.b(ad:0xA0068800+0x0B))&0x20)==0x00)
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
else
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
endif
|
|
endif
|
|
group.byte 0x08++0x00
|
|
line.byte 0x00 "SPSCR,RSPI Sequence Control Register"
|
|
bitfld.byte 0x00 0.--2. " SPSLN ,RSPI sequence length specification" "1,2,3,4,5,6,7,8"
|
|
rgroup.byte 0x09++0x00
|
|
line.byte 0x00 "SPSSR,RSPI Sequence Status Register"
|
|
bitfld.byte 0x00 4.--6. " SPECM ,RSPI error command" "SPCMD0,SPCMD1,SPCMD2,SPCMD3,SPCMD4,SPCMD5,SPCMD6,SPCMD7"
|
|
bitfld.byte 0x00 0.--2. " SPCP ,RSPI command pointer " "SPCMD0,SPCMD1,SPCMD2,SPCMD3,SPCMD4,SPCMD5,SPCMD6,SPCMD7"
|
|
group.byte 0x0A++0x03
|
|
line.byte 0x00 "SPBR,RSPI Bit Rate Register"
|
|
line.byte 0x01 "SPDCR,RSPI Data Control Register"
|
|
bitfld.byte 0x01 5. " SPLW ,RSPI longword access/word access specification" "Words,Longwords"
|
|
bitfld.byte 0x01 4. " SPRDTD ,RSPI receive/transmit data selection" "Receive,Transmit"
|
|
sif !cpuis("RX64M")&&!cpuis("R7S91*")
|
|
bitfld.byte 0x01 2.--3. " SLSEL ,SSl pin output selection (SSL0/SSL1/SSL2/SSL3)" "Output/Output/Output/Output,Output/IO/IO/IO,Output/Output/IO/IO,?..."
|
|
endif
|
|
newline
|
|
bitfld.byte 0x01 0.--1. " SPFC ,Number of frames specification" "1,2,3,4"
|
|
line.byte 0x02 "SPCKD,RSPI Clock Delay Register"
|
|
bitfld.byte 0x02 0.--2. " SCKDL ,RSPCK delay setting" "1RSPCK,2RSPCK,3RSPCK,4RSPCK,5RSPCK,6RSPCK,7RSPCK,8RSPCK"
|
|
line.byte 0x03 "SSLND,RSPI Slave Select Negation Delay Register"
|
|
bitfld.byte 0x03 0.--2. " SLNDL ,SSL negation delay setting" "1RSPCK,2RSPCK,3RSPCK,4RSPCK,5RSPCK,6RSPCK,7RSPCK,8RSPCK"
|
|
sif cpuis("R7S91*")
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "SPND,RSPI Next-Access Delay Register"
|
|
bitfld.byte 0x00 0.--2. " SPNDL ,RSPI next-access delay setting" "1RSPCK+2SERICLK,2RSPCK+2SERICLK,3RSPCK+2SERICLK,4RSPCK+2SERICLK,5RSPCK+2SERICLK,6RSPCK+2SERICLK,7RSPCK+2SERICLK,8RSPCK+2SERICLK"
|
|
else
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "SPND,RSPI Next-Access Delay Register"
|
|
bitfld.byte 0x00 0.--2. " SPNDL ,RSPI next-access delay setting" "1RSPCK+2PCLK,2RSPCK+2PCLK,3RSPCK+2PCLK,4RSPCK+2PCLK,5RSPCK+2PCLK,6RSPCK+2PCLK,7RSPCK+2PCLK,8RSPCK+2PCLK"
|
|
endif
|
|
group.byte 0x0F++0x00
|
|
line.byte 0x00 "SPCR2,RSPI Control Register 2"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x00 4. " SCKASE ,RSPCK auto-stop function enable" "Disabled,Enabled"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x00 3. " PTE ,Parity self-testing enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " SPIIE ,RSPI idle interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " SPOE ,Parity mode" "Even,Odd"
|
|
bitfld.byte 0x00 0. " SPPE ,Parity enable" "Disabled,Enabled"
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "SPCMD0,RSPI Command Register 0"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "SPCMD1,RSPI Command Register 1"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "SPCMD2,RSPI Command Register 2"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "SPCMD3,RSPI Command Register 3"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x18++0x01
|
|
line.word 0x00 "SPCMD4,RSPI Command Register 4"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1A++0x01
|
|
line.word 0x00 "SPCMD5,RSPI Command Register 5"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1C++0x01
|
|
line.word 0x00 "SPCMD6,RSPI Command Register 6"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1E++0x01
|
|
line.word 0x00 "SPCMD7,RSPI Command Register 7"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
width 0x0B
|
|
tree.end
|
|
tree "RSPI3"
|
|
base ad:0xA0068C00
|
|
width 8.
|
|
group.byte 0x00++0x03
|
|
line.byte 0x00 "SPCR,RSPI Control Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 7. " SPRIE ,RSPI receive interrupt enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 7. " SPRIE ,Reception buffer full interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
bitfld.byte 0x00 6. " SPE ,RSPI function enable" "Disabled,Enabled"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x00 5. " SPTIE ,RSPI transmit interrupt enable" "Disabled,Enabled"
|
|
else
|
|
bitfld.byte 0x00 5. " SPTIE ,Transmission buffer empty interrupt enable" "Disabled,Enabled"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x00 4. " SPEIE ,RSPI error interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 3. " MSTR ,RSPI master/slave mode select" "Slave,Master"
|
|
bitfld.byte 0x00 2. " MODFEN ,Mode fault error detection enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " TXMD ,Communications operating mode select" "Full-duplex,Transmit only"
|
|
bitfld.byte 0x00 0. " SPMS ,RSPI mode select" "SPI operation,Clock synchronous operation"
|
|
newline
|
|
line.byte 0x01 "SSLP,RSPI Slave Select Polarity Register"
|
|
sif !cpuis("R7S91*")
|
|
bitfld.byte 0x01 3. " SSL3P ,SSL3 signal polarity setting" "0-active,1-active"
|
|
bitfld.byte 0x01 2. " SSL2P ,SSL2 signal polarity setting" "Low,High"
|
|
bitfld.byte 0x01 1. " SSL1P ,SSL1 signal polarity setting" "Low,High"
|
|
newline
|
|
bitfld.byte 0x01 0. " SSL0P ,SSL0 signal polarity setting" "Low,High"
|
|
else
|
|
bitfld.byte 0x01 0. " SSL0P ,SSL0 signal polarity setting" "Active low,Active high"
|
|
endif
|
|
line.byte 0x02 "SPPCR,RSPI Pin Control Register"
|
|
bitfld.byte 0x02 5. " MOIFE ,MOSI idle value fixing enable" "Disabled,Enabled"
|
|
bitfld.byte 0x02 4. " MOIFV ,MOSI idle fixed value" "0,1"
|
|
sif !cpuis("RX62T*")
|
|
bitfld.byte 0x02 2. " SPOM ,RSPI output pin mode" "CMOS,Open-drain"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x02 1. " SPLP2 ,RSPI loopback 2" "Normal mode,Loopback mode"
|
|
bitfld.byte 0x02 0. " SPLP ,RSPI loopback" "Normal mode,Loopback mode"
|
|
line.byte 0x03 "SPSR,RSPI Status Register"
|
|
sif cpuis("RX630")||cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x03 3. " PERF ,Parity error flag" "Not occurred,Occurred"
|
|
else
|
|
bitfld.byte 0x03 7. " SPRF ,Receive buffer full flag" "No valid data,Valid data"
|
|
bitfld.byte 0x03 5. " SPTEF ,Transmit buffer empty flag" "Full,Empty"
|
|
bitfld.byte 0x03 3. " PERF ,Parity error flag" "Not occurred,Occurred"
|
|
endif
|
|
newline
|
|
bitfld.byte 0x03 2. " MODF ,Mode fault error flag" "Not occurred,Occurred"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
rbitfld.byte 0x03 1. " IDLNF ,RSPI idle flag" "Idle,Transfer"
|
|
else
|
|
bitfld.byte 0x03 1. " IDLNF ,RSPI idle flag" "Idle,Transfer"
|
|
endif
|
|
bitfld.byte 0x03 0. " OVRF ,Overrun error flag" "Not occurred,Occurred"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
else
|
|
if (((per.b(ad:0xA0068C00+0x0B))&0x20)==0x00)
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
else
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SPDR,RSPI Data Register"
|
|
newline
|
|
endif
|
|
endif
|
|
group.byte 0x08++0x00
|
|
line.byte 0x00 "SPSCR,RSPI Sequence Control Register"
|
|
bitfld.byte 0x00 0.--2. " SPSLN ,RSPI sequence length specification" "1,2,3,4,5,6,7,8"
|
|
rgroup.byte 0x09++0x00
|
|
line.byte 0x00 "SPSSR,RSPI Sequence Status Register"
|
|
bitfld.byte 0x00 4.--6. " SPECM ,RSPI error command" "SPCMD0,SPCMD1,SPCMD2,SPCMD3,SPCMD4,SPCMD5,SPCMD6,SPCMD7"
|
|
bitfld.byte 0x00 0.--2. " SPCP ,RSPI command pointer " "SPCMD0,SPCMD1,SPCMD2,SPCMD3,SPCMD4,SPCMD5,SPCMD6,SPCMD7"
|
|
group.byte 0x0A++0x03
|
|
line.byte 0x00 "SPBR,RSPI Bit Rate Register"
|
|
line.byte 0x01 "SPDCR,RSPI Data Control Register"
|
|
bitfld.byte 0x01 5. " SPLW ,RSPI longword access/word access specification" "Words,Longwords"
|
|
bitfld.byte 0x01 4. " SPRDTD ,RSPI receive/transmit data selection" "Receive,Transmit"
|
|
sif !cpuis("RX64M")&&!cpuis("R7S91*")
|
|
bitfld.byte 0x01 2.--3. " SLSEL ,SSl pin output selection (SSL0/SSL1/SSL2/SSL3)" "Output/Output/Output/Output,Output/IO/IO/IO,Output/Output/IO/IO,?..."
|
|
endif
|
|
newline
|
|
bitfld.byte 0x01 0.--1. " SPFC ,Number of frames specification" "1,2,3,4"
|
|
line.byte 0x02 "SPCKD,RSPI Clock Delay Register"
|
|
bitfld.byte 0x02 0.--2. " SCKDL ,RSPCK delay setting" "1RSPCK,2RSPCK,3RSPCK,4RSPCK,5RSPCK,6RSPCK,7RSPCK,8RSPCK"
|
|
line.byte 0x03 "SSLND,RSPI Slave Select Negation Delay Register"
|
|
bitfld.byte 0x03 0.--2. " SLNDL ,SSL negation delay setting" "1RSPCK,2RSPCK,3RSPCK,4RSPCK,5RSPCK,6RSPCK,7RSPCK,8RSPCK"
|
|
sif cpuis("R7S91*")
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "SPND,RSPI Next-Access Delay Register"
|
|
bitfld.byte 0x00 0.--2. " SPNDL ,RSPI next-access delay setting" "1RSPCK+2SERICLK,2RSPCK+2SERICLK,3RSPCK+2SERICLK,4RSPCK+2SERICLK,5RSPCK+2SERICLK,6RSPCK+2SERICLK,7RSPCK+2SERICLK,8RSPCK+2SERICLK"
|
|
else
|
|
group.byte 0x0E++0x00
|
|
line.byte 0x00 "SPND,RSPI Next-Access Delay Register"
|
|
bitfld.byte 0x00 0.--2. " SPNDL ,RSPI next-access delay setting" "1RSPCK+2PCLK,2RSPCK+2PCLK,3RSPCK+2PCLK,4RSPCK+2PCLK,5RSPCK+2PCLK,6RSPCK+2PCLK,7RSPCK+2PCLK,8RSPCK+2PCLK"
|
|
endif
|
|
group.byte 0x0F++0x00
|
|
line.byte 0x00 "SPCR2,RSPI Control Register 2"
|
|
sif cpuis("RX64M")||cpuis("R7S91*")
|
|
bitfld.byte 0x00 4. " SCKASE ,RSPCK auto-stop function enable" "Disabled,Enabled"
|
|
newline
|
|
endif
|
|
bitfld.byte 0x00 3. " PTE ,Parity self-testing enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 2. " SPIIE ,RSPI idle interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " SPOE ,Parity mode" "Even,Odd"
|
|
bitfld.byte 0x00 0. " SPPE ,Parity enable" "Disabled,Enabled"
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "SPCMD0,RSPI Command Register 0"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "SPCMD1,RSPI Command Register 1"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "SPCMD2,RSPI Command Register 2"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "SPCMD3,RSPI Command Register 3"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x18++0x01
|
|
line.word 0x00 "SPCMD4,RSPI Command Register 4"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1A++0x01
|
|
line.word 0x00 "SPCMD5,RSPI Command Register 5"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1C++0x01
|
|
line.word 0x00 "SPCMD6,RSPI Command Register 6"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
group.word 0x1E++0x01
|
|
line.word 0x00 "SPCMD7,RSPI Command Register 7"
|
|
bitfld.word 0x00 15. " SCKDEN ,RSPCK delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 14. " SLNDEN ,SSL negation delay setting enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 13. " SPNDEN ,RSPI next-access delay setting enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 12. " LSBF ,RSPI LSB first" "MSB first,LSB first"
|
|
bitfld.word 0x00 8.--11. " SPB ,RSPI data length setting" "20 bits,24 bits,32 bits,32 bits,8 bits,8 bits,8 bits,8 bits,9 bits,10 bits,11 bits,12 bits,13 bits,14 bits,15 bits,16 bits"
|
|
bitfld.word 0x00 7. " SSLKP ,SSL signal level keeping" "Disabled,Enabled"
|
|
newline
|
|
sif cpuis("R7S91*")
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,?..."
|
|
else
|
|
bitfld.word 0x00 4.--6. " SSLA ,SSL signal assertion setting" "SSL0,SSL1,SSL2,SSL3,?..."
|
|
endif
|
|
bitfld.word 0x00 2.--3. " BRDV ,Bit rate division rate setting" "1,2,4,8"
|
|
bitfld.word 0x00 1. " CPOL ,RSPCK polarity setting" "Low when idle,High when idle"
|
|
newline
|
|
bitfld.word 0x00 0. " CPHA ,RSPCK phase setting (Data sampling/Data variation)" "Odd edge/Even edge,Even edge/Odd edge"
|
|
width 0x0B
|
|
tree.end
|
|
tree.end
|
|
tree "SPIBSC (SPI Multi I/O Bus Controller)"
|
|
base ad:0xA0005000
|
|
width 10.
|
|
group.long 0x00++0x13
|
|
line.long 0x00 "CMNCR0,Common Control Register 0"
|
|
bitfld.long 0x00 31. " MD ,Operating mode switch" "Ext. addr. space read,SPI operating"
|
|
bitfld.long 0x00 24. " SFDE ,Data swap setting for serial flash memory" "Not swapped,Swapped"
|
|
sif cpuis("R7S91*")
|
|
bitfld.long 0x00 22.--23. " MOIIO3 ,SPBIO3 fixed value for SPBSSL idle" "0,1,Last bit value,HI-Z"
|
|
newline
|
|
bitfld.long 0x00 20.--21. " MOIIO2 ,SPBIO2 fixed value for SPBSSL idle" "0,1,Last bit value,HI-Z"
|
|
bitfld.long 0x00 18.--19. " MOIIO1 ,SPBIO1 fixed value for SPBSSL idle" "0,1,Last bit value,HI-Z"
|
|
bitfld.long 0x00 16.--17. " MOIIO0 ,SPBIO0 fixed value for SPBSSL idle" "0,1,Last bit value,HI-Z"
|
|
newline
|
|
bitfld.long 0x00 14.--15. " IO3FV ,SPBIO3 fixed value for 1-bit/2-bit size" "0,1,Last bit value,HI-Z"
|
|
bitfld.long 0x00 12.--13. " IO2FV ,SPBIO2 fixed value for 1-bit/2-bit size" "0,1,Last bit value,HI-Z"
|
|
bitfld.long 0x00 8.--9. " IO0FV ,SPBIO0 fixed value for 1-bit size input" "0,1,Last bit value,HI-Z"
|
|
else
|
|
bitfld.long 0x00 22.--23. " MOIIO3 ,SPBSSL output idle value fix SPBIO30 and SPBIO31" "0,1,Last bit value,HI-Z"
|
|
newline
|
|
bitfld.long 0x00 20.--21. " MOIIO2 ,SPBSSL output idle value fix SPBIO20 and SPBIO21" "0,1,Last bit value,HI-Z"
|
|
bitfld.long 0x00 18.--19. " MOIIO1 ,SPBSSL output idle value fix SPBIO10 and SPBIO11" "0,1,Last bit value,HI-Z"
|
|
bitfld.long 0x00 16.--17. " MOIIO0 ,SPBSSL output idle value fix SPBIO00 and SPBIO01" "0,1,Last bit value,HI-Z"
|
|
newline
|
|
bitfld.long 0x00 14.--15. " IO3FV ,SPBIO30 and SPBIO31 fixed value for 1-bit/2-bit size" "0,1,Last bit value,HI-Z"
|
|
bitfld.long 0x00 12.--13. " IO2FV ,SPBIO20 and SPBIO21 fixed value for 1-bit/2-bit size" "0,1,Last bit value,HI-Z"
|
|
bitfld.long 0x00 8.--9. " IO0FV ,SPBIO00 and SPBIO01 fixed value for 1-bit size input" "0,1,Last bit value,HI-Z"
|
|
endif
|
|
newline
|
|
bitfld.long 0x00 6. " CPHAT ,Output shift" "Even,Odd"
|
|
bitfld.long 0x00 5. " CPHAR ,Input latch" "Odd,Even"
|
|
bitfld.long 0x00 4. " SSLP ,SPBSSL signal polarity" "Low,High"
|
|
newline
|
|
bitfld.long 0x00 3. " CPOL ,SPBSSL negation period SPBCLK output direction" "0,1"
|
|
sif cpuis("R7S91*")
|
|
bitfld.long 0x00 0.--1. " BSZ ,Data bus size" "1 memory,?..."
|
|
else
|
|
bitfld.long 0x00 0.--1. " BSZ ,Data bus size" "1 memory,2 memories,?..."
|
|
endif
|
|
line.long 0x04 "SSLDR0,SSL Delay Register 0"
|
|
bitfld.long 0x04 16.--18. " SPNDL ,Next access delay" "1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,7 cycles,8 cycles"
|
|
bitfld.long 0x04 8.--10. " SLNDL ,SPBSSL negation delay" "1.5 cycles,2.5 cycles,3.5 cycles,4.5 cycles,5.5 cycles,6.5 cycles,7.5 cycles,8.5 cycles"
|
|
bitfld.long 0x04 0.--2. " SCKDL ,Clock delay" "1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,7 cycles,8 cycles"
|
|
line.long 0x08 "SPBCR0,Bit Rate Register 0"
|
|
hexmask.long.byte 0x08 8.--15. 1. " SPBR ,Bit rate"
|
|
bitfld.long 0x08 0.--1. " BRDV ,Bit rate frequency division" "/1,/2,/4,/8"
|
|
line.long 0x0C "DRCR0,Data Read Control Register 0"
|
|
bitfld.long 0x0C 24. " SSLN ,SPBSSL negation" "No negation,Negation"
|
|
bitfld.long 0x0C 16.--19. " RBURST ,Read data burst length" "1 unit,2 units,3 units,4 units,5 units,6 units,7 units,8 units,9 units,10 units,11 units,12 units,13 units,14 units,15 units,16 units"
|
|
bitfld.long 0x0C 9. " RCF ,Read cache flush" "No flush,Flush"
|
|
newline
|
|
bitfld.long 0x0C 8. " RBE ,Read burst" "Disabled,Enabled"
|
|
bitfld.long 0x0C 0. " SSLE ,SPBSSL negation" "After transfer,Address not continuous"
|
|
line.long 0x10 "DRCMR0,Data Read Command Setting Register 0"
|
|
hexmask.long.byte 0x10 16.--23. 1. " CMD ,Command"
|
|
hexmask.long.byte 0x10 0.--7. 1. " OCMD ,Optional command"
|
|
if (((per.l(ad:0xA0005000+0x1C))&0x800)==0x800)
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "DREAR0,Data Read Extended Address Setting Register 0"
|
|
hexmask.long.byte 0x00 16.--23. 1. " EAV ,32-Bit extended upper address fixed value"
|
|
bitfld.long 0x00 0.--2. " EAC ,32-Bit extended external address valid range" "Bits [24:0] enabled,Bits [25:0] enabled,?..."
|
|
else
|
|
hgroup.long 0x14++0x03
|
|
hide.long 0x00 "DREAR0,Data Read Extended Address Setting Register 0"
|
|
endif
|
|
group.long 0x18++0x03
|
|
line.long 0x00 "DROPR0,Data Read Option Setting Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. " OPD3 ,Option data 3"
|
|
hexmask.long.byte 0x00 16.--23. 1. " OPD2 ,Option data 2"
|
|
hexmask.long.byte 0x00 8.--15. 1. " OPD1 ,Option data 1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " OPD0 ,Option data 0"
|
|
sif cpuis("R7S91*")
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "DRENR0,Data Read Enable Setting Register 0"
|
|
bitfld.long 0x00 30.--31. " CDB ,Command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 28.--29. " OCDB ,Optional command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 24.--25. " ADB ,Address bit size" "1 bit,2 bits,4 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--21. " OPDB ,Option data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 16.--17. " DRDB ,Data read bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 15. " DME ,Dummy cycle enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " CDE ,Command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " OCDE ,Optional command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " ADE ,Address enable" "Disabled,,,,,,,Address[23:0],,,,,,,,Address[31:0]"
|
|
newline
|
|
bitfld.long 0x00 4.--7. " OPDE ,Option data enable" "Disabled,,,,,,,,OPD3,,,,OPD3/OPD2,,OPD3/OPD2/OPD1,OPD3/OPD2/OPD1/OPD0"
|
|
else
|
|
if (((per.l(ad:0xA0005000))&0x03)==0x00)
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "DRENR0,Data Read Enable Setting Register 0"
|
|
bitfld.long 0x00 30.--31. " CDB ,Command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 28.--29. " OCDB ,Optional command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 24.--25. " ADB ,Address bit size" "1 bit,2 bits,4 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--21. " OPDB ,Option data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 16.--17. " DRDB ,Data read bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 15. " DME ,Dummy cycle enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " CDE ,Command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " OCDE ,Optional command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " ADE ,Address enable" "Disabled,,,,,,,Address[23:0],,,,,,,,Address[31:0]"
|
|
newline
|
|
bitfld.long 0x00 4.--7. " OPDE ,Option data enable" "Disabled,,,,,,,,OPD3,,,,OPD3/OPD2,,OPD3/OPD2/OPD1,OPD3/OPD2/OPD1/OPD0"
|
|
elif (((per.l(ad:0xA0005000))&0x03)==0x01)
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "DRENR0,Data Read Enable Setting Register 0"
|
|
bitfld.long 0x00 30.--31. " CDB ,Command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 28.--29. " OCDB ,Optional command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 24.--25. " ADB ,Address bit size" "1 bit,2 bits,4 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--21. " OPDB ,Option data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 16.--17. " DRDB ,Data read bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 15. " DME ,Dummy cycle enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " CDE ,Command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " OCDE ,Optional command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " ADE ,Address enable" "Disabled,,,,,,,Address[24:1],,,,,,,,Address[32:1]"
|
|
newline
|
|
bitfld.long 0x00 4.--7. " OPDE ,Option data enable" "Disabled,,,,,,,,OPD3,,,,OPD3/OPD2,,OPD3/OPD2/OPD1,OPD3/OPD2/OPD1/OPD0"
|
|
else
|
|
group.long 0x1C++0x03
|
|
line.long 0x00 "DRENR0,Data Read Enable Setting Register 0"
|
|
bitfld.long 0x00 30.--31. " CDB ,Command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 28.--29. " OCDB ,Optional command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 24.--25. " ADB ,Address bit size" "1 bit,2 bits,4 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--21. " OPDB ,Option data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 16.--17. " DRDB ,Data read bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 15. " DME ,Dummy cycle enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " CDE ,Command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " OCDE ,Optional command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 4.--7. " OPDE ,Option data enable" "Disabled,,,,,,,,OPD3,,,,OPD3/OPD2,,OPD3/OPD2/OPD1,OPD3/OPD2/OPD1/OPD0"
|
|
endif
|
|
endif
|
|
group.long 0x20++0x07
|
|
line.long 0x00 "SMCR0,SPI Mode Control Register 0"
|
|
bitfld.long 0x00 8. " SSLKP ,SPBSSL signal level" "Negated,Maintained"
|
|
bitfld.long 0x00 2. " SPIRE ,Data read enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " SPIWE ,Data write enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " SPIE ,SPI data transfer enable" "Disabled,Enabled"
|
|
line.long 0x04 "SMCMR0,SPI Mode Command Setting Register 0"
|
|
hexmask.long.byte 0x04 16.--23. 1. " CMD ,Command"
|
|
hexmask.long.byte 0x04 0.--7. 1. " OCMD ,Optional command"
|
|
if (((per.l(ad:0xA0005000+0x30))&0x800)==0x800)
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "SMADR0,SPI Mode Address Setting Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. " ADR[31:24] ,Address"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " ADR[23:0] ,Address"
|
|
else
|
|
group.long 0x28++0x03
|
|
line.long 0x00 "SMADR0,SPI Mode Address Setting Register"
|
|
hexmask.long.tbyte 0x00 0.--23. 1. " ADR[23:0] ,Address 0"
|
|
endif
|
|
group.long 0x2C++0x03
|
|
line.long 0x00 "SMOPR0,SPI Mode Option Setting Register 0"
|
|
hexmask.long.byte 0x00 24.--31. 1. " OPD3 ,Option data 3"
|
|
hexmask.long.byte 0x00 16.--23. 1. " OPD2 ,Option data 2"
|
|
hexmask.long.byte 0x00 8.--15. 1. " OPD1 ,Option data 1"
|
|
newline
|
|
hexmask.long.byte 0x00 0.--7. 1. " OPD0 ,Option data 0"
|
|
sif cpuis("R7S91*")
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "SMENR0,SPI Mode Enable Setting Register 0"
|
|
bitfld.long 0x00 30.--31. " CDB ,Command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 28.--29. " OCDB ,Optional command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 24.--25. " ADB ,Address bit size" "1 bit,2 bits,4 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--21. " OPDB ,Option data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 16.--17. " SPIDB ,Transfer data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 15. " DME ,Dummy cycle enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " CDE ,Command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " OCDE ,Optional command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " ADE ,Address enable" "Disabled,,,,ADR[23:16],,ADR[23:8],ADR[23:0],,,,,,,,ADR[31:0]"
|
|
newline
|
|
bitfld.long 0x00 4.--7. " OPDE ,Option data enable" "Disabled,,,,,,,,OPD3,,,,OPD3/OPD2,,OPD3/OPD2/OPD1,OPD3/OPD2/OPD1/OPD0"
|
|
bitfld.long 0x00 0.--3. " SPIDE ,Transfer data enable" "Not transferred,,,,,,,,8 bits,,,,16 bits,,,32 bits"
|
|
else
|
|
if (((per.l(ad:0xA0005000))&0x03)==0x00)
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "SMENR0,SPI Mode Enable Setting Register 0"
|
|
bitfld.long 0x00 30.--31. " CDB ,Command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 28.--29. " OCDB ,Optional command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 24.--25. " ADB ,Address bit size" "1 bit,2 bits,4 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--21. " OPDB ,Option data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 16.--17. " SPIDB ,Transfer data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 15. " DME ,Dummy cycle enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " CDE ,Command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " OCDE ,Optional command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " ADE ,Address enable" "Disabled,,,,ADR[23:16],,ADR[23:8],ADR[23:0],,,,,,,,ADR[31:0]"
|
|
newline
|
|
bitfld.long 0x00 4.--7. " OPDE ,Option data enable" "Disabled,,,,,,,,OPD3,,,,OPD3/OPD2,,OPD3/OPD2/OPD1,OPD3/OPD2/OPD1/OPD0"
|
|
bitfld.long 0x00 0.--3. " SPIDE ,Transfer data enable" "Not transferred,,,,,,,,8 bits,,,,16 bits,,,32 bits"
|
|
elif (((per.l(ad:0xA0005000))&0x03)==0x01)
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "SMENR0,SPI Mode Enable Setting Register 0"
|
|
bitfld.long 0x00 30.--31. " CDB ,Command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 28.--29. " OCDB ,Optional command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 24.--25. " ADB ,Address bit size" "1 bit,2 bits,4 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--21. " OPDB ,Option data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 16.--17. " SPIDB ,Transfer data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 15. " DME ,Dummy cycle enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " CDE ,Command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " OCDE ,Optional command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " ADE ,Address enable" "Disabled,,,,ADR[23:16],,ADR[23:8],ADR[23:0],,,,,,,,ADR[31:0]"
|
|
newline
|
|
bitfld.long 0x00 4.--7. " OPDE ,Option data enable" "Disabled,,,,,,,,OPD3,,,,OPD3/OPD2,,OPD3/OPD2/OPD1,OPD3/OPD2/OPD1/OPD0"
|
|
bitfld.long 0x00 0.--3. " SPIDE ,Transfer data enable" "Not transferred,,,,,,,,16 bits,,,,32 bits,,,64 bits"
|
|
else
|
|
group.long 0x30++0x03
|
|
line.long 0x00 "SMENR0,SPI Mode Enable Setting Register 0"
|
|
bitfld.long 0x00 30.--31. " CDB ,Command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 28.--29. " OCDB ,Optional command bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 24.--25. " ADB ,Address bit size" "1 bit,2 bits,4 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 20.--21. " OPDB ,Option data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 16.--17. " SPIDB ,Transfer data bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 15. " DME ,Dummy cycle enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " CDE ,Command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " OCDE ,Optional command enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 8.--11. " ADE ,Address enable" "Disabled,,,,ADR[23:16],,ADR[23:8],ADR[23:0],,,,,,,,ADR[31:0]"
|
|
newline
|
|
bitfld.long 0x00 4.--7. " OPDE ,Option data enable" "Disabled,,,,,,,,OPD3,,,,OPD3/OPD2,,OPD3/OPD2/OPD1,OPD3/OPD2/OPD1/OPD0"
|
|
endif
|
|
endif
|
|
sif cpuis("R7S721021")
|
|
if ((((per.l(ad:0xA0005000))&0x3)==0x1)||(((per.l(ad:0xA0005000))&0x3)==0x0))
|
|
rgroup.long 0x38++0x03
|
|
line.long 0x00 "SMRDR0_0,SPI Mode Read Data Register 0"
|
|
else
|
|
hgroup.long 0x38++0x03
|
|
hide.long 0x00 "SMRDR0_0,SPI Mode Read Data Register 0"
|
|
endif
|
|
else
|
|
rgroup.long 0x38++0x03
|
|
line.long 0x00 "SMRDR0_0,SPI Mode Read Data Register 0"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
if (((per.l(ad:0xA0005000))&0x3)==0x1)
|
|
rgroup.long 0x3C++0x03
|
|
line.long 0x00 "SMRDR1_0,SPI Mode Read Data Register 1"
|
|
else
|
|
hgroup.long 0x3C++0x03
|
|
hide.long 0x00 "SMRDR1_0,SPI Mode Read Data Register 1"
|
|
endif
|
|
endif
|
|
sif cpuis("R7S721021")
|
|
if ((((per.l(ad:0xA0005000))&0x3)==0x1)||(((per.l(ad:0xA0005000))&0x3)==0x0))
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "SMWDR0_0,SPI Mode Write Data Register 0"
|
|
else
|
|
hgroup.long 0x40++0x03
|
|
hide.long 0x00 "SMWDR0_0,SPI Mode Write Data Register 0"
|
|
endif
|
|
else
|
|
group.long 0x40++0x03
|
|
line.long 0x00 "SMWDR0_0,SPI Mode Write Data Register 0"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
if (((per.l(ad:0xA0005000))&0x3)==0x1)
|
|
group.long 0x44++0x03
|
|
line.long 0x00 "SMWDR1_0,SPI Mode Write Data Register 1"
|
|
else
|
|
hgroup.long 0x44++0x03
|
|
hide.long 0x00 "SMWDR1_0,SPI Mode Write Data Register 1"
|
|
endif
|
|
endif
|
|
rgroup.long 0x48++0x03
|
|
line.long 0x00 "CMNSR0,Common Status Register"
|
|
sif cpuis("R7S91*")
|
|
bitfld.long 0x00 1. " SSLF ,SPBSSL pin monitor" "Not active,Active"
|
|
bitfld.long 0x00 0. " TEND ,Transfer end flag" "Not ended,Ended"
|
|
else
|
|
bitfld.long 0x00 1. " SSLF ,SPBSSL pin monitor" "Negated,Asserted"
|
|
bitfld.long 0x00 0. " TEND ,Transfer end flag" "Not ended,Ended"
|
|
endif
|
|
sif cpuis("R7S721021")||cpuis("R7S91*")
|
|
group.long 0x58++0x03
|
|
line.long 0x00 "DRDMCR0,Data Read Dummy Cycle Setting Register"
|
|
bitfld.long 0x00 16.--17. " DMDB ,Dummy cycle bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 0.--2. " DMCYC ,Number of dummy cycles" "1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,7 cycles,8 cycles"
|
|
group.long 0x60++0x03
|
|
line.long 0x00 "SMDMCR0,SPI Mode Dummy Cycle Setting Register"
|
|
bitfld.long 0x00 16.--17. " DMDB ,Dummy cycle bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 0.--2. " DMCYC ,Number of dummy cycles" "1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,7 cycles,8 cycles"
|
|
else
|
|
group.long 0x58++0x0F
|
|
line.long 0x00 "DRDMCR0,Data Read Dummy Cycle Setting Register"
|
|
bitfld.long 0x00 16.--17. " DMDB ,Dummy cycle bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x00 0.--2. " DMCYC ,Number of dummy cycles" "1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,7 cycles,8 cycles"
|
|
line.long 0x04 "DRDRENR0,Data Read DDR Enable Register"
|
|
bitfld.long 0x04 8. " ADDRE ,Address DDR enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " OPDRE ,Option data DDR enable" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " DRDRE ,Data read DDR enable" "Disabled,Enabled"
|
|
line.long 0x08 "SMDMCR0,SPI Mode Dummy Cycle Setting Register"
|
|
bitfld.long 0x08 16.--17. " DMDB ,Dummy cycle bit size" "1 bit,2 bits,4 bits,?..."
|
|
bitfld.long 0x08 0.--2. " DMCYC ,Number of dummy cycles" "1 cycle,2 cycles,3 cycles,4 cycles,5 cycles,6 cycles,7 cycles,8 cycles"
|
|
line.long 0x0C "SMDRENR0,SPI Mode DDR Enable Register"
|
|
bitfld.long 0x0C 8. " ADDRE ,Address DDR enable" "Disabled,Enabled"
|
|
bitfld.long 0x0C 4. " OPDRE ,Option data DDR enable" "Disabled,Enabled"
|
|
bitfld.long 0x0C 0. " DRDRE ,Data read DDR enable" "Disabled,Enabled"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "CRC (CRC Operation Units)"
|
|
base ad:0xA007C000
|
|
width 8.
|
|
if (((per.l(ad:0xA007C000+0x20))&0x30)==0x00)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "CRCDIR,CRC Data Input Register"
|
|
elif (((per.l(ad:0xA007C000+0x20))&0x30)==0x01)
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "CRCDIR,CRC Data Input Register"
|
|
else
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "CRCDIR,CRC Data Input Register"
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "CRCDOR,CRC Data Output Register"
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "CRCCR,CRC Control Register"
|
|
bitfld.long 0x00 4.--5. " DCRA0ISZ ,CRC input bit width specification" "32 bits,16 bits,8 bits,?..."
|
|
bitfld.long 0x00 0.--1. " DCRA0POL ,CRC generation mode specification" "32-ethernet,16-CCITT,8-SAE,8-0x2F"
|
|
width 0x0B
|
|
tree.end
|
|
tree "SSI (Serial Sound Interface)"
|
|
base ad:0xA0081000
|
|
width 9.
|
|
sif !cpuis("R7S91*")
|
|
if (((per.l(ad:0xA0081000))&0x380000)<=0x80000)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SSICR,Control Register"
|
|
bitfld.long 0x00 30. " CKS ,Audio clock select" "AUDIO_CLK,GTIOC1A"
|
|
bitfld.long 0x00 29. " TUIEN ,Transmit FIFO underflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 28. " TOIEN ,Transmit FIFO overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " RUIEN ,Receive FIFO underflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 26. " ROIEN ,Receive FIFO overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " IIEN ,Idle interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 22.--23. " CHNL ,Channels" "One channel,?..."
|
|
bitfld.long 0x00 19.--21. " DWL ,Data word length" "8 bits,16 bits,18 bits,20 bits,22 bits,24 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. " SWL ,System word length" "8 bits,6 bits,24 bits,32 bits,?..."
|
|
bitfld.long 0x00 15. " SCKD ,Serial bit clock direction" "Input,Output"
|
|
newline
|
|
bitfld.long 0x00 14. " SWSD ,Word select direction" "Input,Output"
|
|
bitfld.long 0x00 13. " SCKP ,Serial bit clock polarity" "Falling edge,Rising edge"
|
|
newline
|
|
bitfld.long 0x00 12. " SWSP ,Word select polarity" "Low/High,High/Low"
|
|
bitfld.long 0x00 11. " SPDP ,Serial padding polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. " SDTA ,Serial data alignment" "Serial data/Padding bits,Padding bits/Serial data"
|
|
bitfld.long 0x00 9. " PDTA ,Parallel data allocation" "Lower before upper,Upper before lower"
|
|
newline
|
|
bitfld.long 0x00 8. " DEL ,Serial data delay" "Delay,No delay"
|
|
bitfld.long 0x00 4.--7. " CKDV ,Serial bit clock frequency setting" "/1,/2,/4,/8,/16,/32,/64,/128,/6,/12,/24,/48,/96,?..."
|
|
newline
|
|
bitfld.long 0x00 3. " MUEN ,Mute enable" "Not muted,Muted"
|
|
bitfld.long 0x00 1. " TEN ,Transmit enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " REN ,Receive enable" "Disabled,Enabled"
|
|
elif (((per.l(ad:0xA0081000))&0x380000)>0x80000)&&(((per.l(ad:0xA0081000))&0x380000)<=0x280000)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SSICR,Control Register"
|
|
bitfld.long 0x00 30. " CKS ,Audio clock select" "AUDIO_CLK,GTIOC1A"
|
|
bitfld.long 0x00 29. " TUIEN ,Transmit FIFO underflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 28. " TOIEN ,Transmit FIFO overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " RUIEN ,Receive FIFO underflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 26. " ROIEN ,Receive FIFO overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " IIEN ,Idle interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 22.--23. " CHNL ,Channels" "One channel,?..."
|
|
bitfld.long 0x00 19.--21. " DWL ,Data word length" "8 bits,16 bits,18 bits,20 bits,22 bits,24 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. " SWL ,System word length" "8 bits,6 bits,24 bits,32 bits,?..."
|
|
bitfld.long 0x00 15. " SCKD ,Serial bit clock direction" "Slave mode,Master mode"
|
|
newline
|
|
bitfld.long 0x00 14. " SWSD ,Word select direction" "Slave mode,Master mode"
|
|
bitfld.long 0x00 13. " SCKP ,Serial bit clock polarity" "Falling edge,Rising edge"
|
|
newline
|
|
bitfld.long 0x00 12. " SWSP ,Word select polarity" "Low/High,High/Low"
|
|
bitfld.long 0x00 11. " SPDP ,Serial padding polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. " SDTA ,Serial data alignment" "Serial data/Padding bits,Padding bits/Serial data"
|
|
bitfld.long 0x00 9. " PDTA ,Parallel data allocation" "Left-aligned,Right-aligned"
|
|
newline
|
|
bitfld.long 0x00 8. " DEL ,Serial data delay" "Delay,No delay"
|
|
bitfld.long 0x00 4.--7. " CKDV ,Serial bit clock frequency setting" "0,/2,/4,/8,/16,/32,/64,/128,/6,/12,/24,/48,/96,?..."
|
|
newline
|
|
bitfld.long 0x00 3. " MUEN ,Mute enable" "Not muted,Muted"
|
|
bitfld.long 0x00 1. " TEN ,Transmit enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " REN ,Receive enable" "Disabled,Enabled"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SSICR,Control Register"
|
|
bitfld.long 0x00 19.--21. " DWL ,Data word length" "8 bits,16 bits,18 bits,20 bits,22 bits,24 bits,?..."
|
|
endif
|
|
else
|
|
if (((per.l(ad:0xA0081000+0x04))&0x01)==0x01)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SSICR,Control Register"
|
|
bitfld.long 0x00 30. " CKS ,Audio clock select" "AUDIO_CLK,?..."
|
|
bitfld.long 0x00 29. " TUIEN ,Transmit FIFO underflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 28. " TOIEN ,Transmit FIFO overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " RUIEN ,Receive FIFO underflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 26. " ROIEN ,Receive FIFO overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " IIEN ,Idle interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 22.--23. " CHNL ,Channels" "One channel,?..."
|
|
bitfld.long 0x00 19.--21. " DWL ,Data word length" "8 bits,16 bits,18 bits,20 bits,22 bits,24 bits,?..."
|
|
newline
|
|
bitfld.long 0x00 16.--18. " SWL ,System word length" "8 bits,6 bits,24 bits,32 bits,?..."
|
|
bitfld.long 0x00 15. " SCKD ,Serial bit clock direction" "Slave,Master"
|
|
newline
|
|
bitfld.long 0x00 14. " SWSD ,Word select direction" "Slave,Master"
|
|
bitfld.long 0x00 13. " SCKP ,Serial bit clock polarity" "Falling edge,Rising edge"
|
|
newline
|
|
bitfld.long 0x00 12. " SWSP ,Word select polarity" "Low/High,High/Low"
|
|
bitfld.long 0x00 11. " SPDP ,Serial padding polarity" "0,1"
|
|
newline
|
|
bitfld.long 0x00 10. " SDTA ,Serial data alignment" "Serial data/Padding bits,Padding bits/Serial data"
|
|
bitfld.long 0x00 9. " PDTA ,Parallel data allocation" "Lower before upper,Upper before lower"
|
|
newline
|
|
bitfld.long 0x00 8. " DEL ,Serial data delay" "Delay,No delay"
|
|
bitfld.long 0x00 4.--7. " CKDV ,Serial bit clock frequency setting" "/1,/2,/4,/8,/16,/32,/64,/128,/6,/12,/24,/48,/96,?..."
|
|
newline
|
|
bitfld.long 0x00 3. " MUEN ,Mute enable" "Not muted,Muted"
|
|
bitfld.long 0x00 1. " TEN ,Transmit enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " REN ,Receive enable" "Disabled,Enabled"
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "SSICR,Control Register"
|
|
rbitfld.long 0x00 30. " CKS ,Audio clock select" "AUDIO_CLK,?..."
|
|
bitfld.long 0x00 29. " TUIEN ,Transmit FIFO underflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 28. " TOIEN ,Transmit FIFO overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " RUIEN ,Receive FIFO underflow interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 26. " ROIEN ,Receive FIFO overflow interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " IIEN ,Idle interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
rbitfld.long 0x00 22.--23. " CHNL ,Channels" "One channel,?..."
|
|
rbitfld.long 0x00 19.--21. " DWL ,Data word length" "8 bits,16 bits,18 bits,20 bits,22 bits,24 bits,?..."
|
|
newline
|
|
rbitfld.long 0x00 16.--18. " SWL ,System word length" "8 bits,6 bits,24 bits,32 bits,?..."
|
|
rbitfld.long 0x00 15. " SCKD ,Serial bit clock direction" "Slave,Master"
|
|
newline
|
|
rbitfld.long 0x00 14. " SWSD ,Word select direction" "Slave,Master"
|
|
rbitfld.long 0x00 13. " SCKP ,Serial bit clock polarity" "Falling edge,Rising edge"
|
|
newline
|
|
bitfld.long 0x00 12. " SWSP ,Word select polarity" "Low/High,High/Low"
|
|
rbitfld.long 0x00 11. " SPDP ,Serial padding polarity" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 10. " SDTA ,Serial data alignment" "Serial data/Padding bits,Padding bits/Serial data"
|
|
rbitfld.long 0x00 9. " PDTA ,Parallel data allocation" "Lower before upper,Upper before lower"
|
|
newline
|
|
rbitfld.long 0x00 8. " DEL ,Serial data delay" "Delay,No delay"
|
|
rbitfld.long 0x00 4.--7. " CKDV ,Serial bit clock frequency setting" "/1,/2,/4,/8,/16,/32,/64,/128,/6,/12,/24,/48,/96,?..."
|
|
newline
|
|
bitfld.long 0x00 3. " MUEN ,Mute enable" "Not muted,Muted"
|
|
bitfld.long 0x00 1. " TEN ,Transmit enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 0. " REN ,Receive enable" "Disabled,Enabled"
|
|
endif
|
|
endif
|
|
group.long 0x04++0x03
|
|
line.long 0x00 "SSISR,Status Register"
|
|
bitfld.long 0x00 29. " TUIRQ ,Transmit underflow interrupt status flag" "No underflow,Underflow"
|
|
bitfld.long 0x00 28. " TOIRQ ,Transmit overflow interrupt status flag" "No overflow,Overflow"
|
|
newline
|
|
bitfld.long 0x00 27. " RUIRQ ,Receive underflow interrupt status flag" "No underflow,Underflow"
|
|
bitfld.long 0x00 26. " ROIRQ ,Receive overflow interrupt status flag" "No overflow,Overflow"
|
|
newline
|
|
sif !cpuis("R7S91*")
|
|
bitfld.long 0x00 25. " IIRQ ,Idle interrupt status flag" "Not in idle,Idle"
|
|
bitfld.long 0x00 5.--6. " TCHNO ,Transmit channel number" "0,?..."
|
|
newline
|
|
bitfld.long 0x00 4. " TSWNO ,Transmit system word number" "0,1"
|
|
bitfld.long 0x00 2.--3. " RCHNO ,Receive channel number" "0,?..."
|
|
newline
|
|
bitfld.long 0x00 1. " RSWNO ,Receive system word number" "0,1"
|
|
bitfld.long 0x00 0. " IDST ,Idle status flag" "In progress,Idle"
|
|
else
|
|
rbitfld.long 0x00 25. " IIRQ ,Idle interrupt status flag" "Not in idle,Idle"
|
|
rbitfld.long 0x00 4. " TSWNO ,Transmit system word number" "0,1"
|
|
newline
|
|
rbitfld.long 0x00 1. " RSWNO ,Receive system word number" "0,1"
|
|
rbitfld.long 0x00 0. " IDST ,Idle status flag" "In progress,Idle"
|
|
endif
|
|
sif !cpuis("R7S91*")
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SSIFCR,FIFO Control Register"
|
|
bitfld.long 0x00 31. " AUCKE ,Master clock enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " SSIRST ,SSI software reset" "No reset,Reset"
|
|
newline
|
|
bitfld.long 0x00 6.--7. " TTRG ,Transmit FIFO threshold setting trigger" "7,6,4,2"
|
|
bitfld.long 0x00 4.--5. " RTRG ,Receive FIFO threshold setting trigger" "1,2,4,6"
|
|
newline
|
|
bitfld.long 0x00 3. " TIE ,Transmit FIFO data empty interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " RIE ,Receive FIFO data full interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 1. " TFRST ,Transmit FIFO data register reset" "Cleared,Initiated"
|
|
bitfld.long 0x00 0. " RFRST ,Receive FIFO data register reset" "Cleared,Initiated"
|
|
else
|
|
if (((per.l(ad:0xA0081000+0x04))&0x01)==0x01)
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SSIFCR,FIFO Control Register"
|
|
bitfld.long 0x00 31. " AUCKE ,Master clock enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 6.--7. " TTRG ,Transmit FIFO threshold setting trigger" "7,6,4,2"
|
|
newline
|
|
bitfld.long 0x00 4.--5. " RTRG ,Receive FIFO threshold setting trigger" "1,2,4,6"
|
|
bitfld.long 0x00 3. " TIE ,Transmit FIFO data empty interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 2. " RIE ,Receive FIFO data full interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " TFRST ,Transmit FIFO data register reset" "Cleared,Initiated"
|
|
newline
|
|
bitfld.long 0x00 0. " RFRST ,Receive FIFO data register reset" "Cleared,Initiated"
|
|
else
|
|
group.long 0x10++0x03
|
|
line.long 0x00 "SSIFCR,FIFO Control Register"
|
|
rbitfld.long 0x00 31. " AUCKE ,Master clock enable" "Disabled,Enabled"
|
|
rbitfld.long 0x00 6.--7. " TTRG ,Transmit FIFO threshold setting trigger" "7,6,4,2"
|
|
newline
|
|
rbitfld.long 0x00 4.--5. " RTRG ,Receive FIFO threshold setting trigger" "1,2,4,6"
|
|
bitfld.long 0x00 3. " TIE ,Transmit FIFO data empty interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 2. " RIE ,Receive FIFO data full interrupt enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " TFRST ,Transmit FIFO data register reset" "Cleared,Initiated"
|
|
newline
|
|
rbitfld.long 0x00 0. " RFRST ,Receive FIFO data register reset" "Cleared,Initiated"
|
|
endif
|
|
endif
|
|
group.long 0x14++0x03
|
|
line.long 0x00 "SSIFSR,FIFO Status Register"
|
|
rbitfld.long 0x00 24.--27. " TDC ,Transmit data indicate flag" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 16. " TDE ,Transmit data empty flag" "Not empty,Empty"
|
|
newline
|
|
rbitfld.long 0x00 8.--11. " RDC ,Receive data indicate flag" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 0. " RDF ,Receive data full flag" "Not full,Full"
|
|
wgroup.long 0x18++0x03
|
|
line.long 0x00 "SSIFTDR,Transmit FIFO Data Register"
|
|
rgroup.long 0x1C++0x03
|
|
line.long 0x00 "SSIFRDR,Receive FIFO Data Register"
|
|
if (((per.l(ad:0xA0081000+0x00))&0xC000)==0xC000)
|
|
group.long 0x20++0x03
|
|
line.long 0x00 "SSITDMR,TDM Mode Register"
|
|
bitfld.long 0x00 8. " CONT ,WS continue mode" "Disabled,Enabled"
|
|
else
|
|
hgroup.long 0x20++0x03
|
|
hide.long 0x00 "SSITDMR,TDM Mode Register"
|
|
endif
|
|
width 0x0B
|
|
tree.end
|
|
tree "DSMIF (Delta-Sigma Interface)"
|
|
base ad:0xA0072000
|
|
width 12.
|
|
tree "Common Registers"
|
|
group.long 0x00++0x1F
|
|
line.long 0x00 "UVWCTL,UVW Control Register"
|
|
bitfld.long 0x00 28.--31. " BITFSHIFT ,Overcurrent abnormality detection bit shift select" "[23:8],[20:5],[17:2],[15:0],[14:0],[13:0],[11:0],[9:0],[8:0],[7:0],[6:0],[5:0],[4:0],?..."
|
|
bitfld.long 0x00 24.--26. " WORD2GEN ,Overcurrent abnormality detection decimation clock select" "MCLK/4,,MCLK/8,MCLK/16,MCLK/32,MCLK/64,MCLK/128,MCLK/256"
|
|
bitfld.long 0x00 20.--21. " SINC2SEL ,Overcurrent abnormality detection SINC filter select" "SINC3,SINC1,SINC2,?..."
|
|
bitfld.long 0x00 16.--19. " BITSHIFT1 ,Current value storage bit shift select" "[23:8],[20:5],[17:2],[15:0],[14:0],[13:0],[11:0],[9:0],[8:0],[7:0],[6:0],[5:0],[4:0],?..."
|
|
newline
|
|
bitfld.long 0x00 12.--14. " WORD1GEN ,Current value storage decimation clock select" "MCLK/4,,MCLK/8,MCLK/16,MCLK/32,MCLK/64,MCLK/128,MCLK/256"
|
|
bitfld.long 0x00 8.--9. " SINC1SEL ,Current value storage SINC filter select" "SINC3,SINC1,SINC2,?..."
|
|
bitfld.long 0x00 0. " ENABLE ,Operation enable" "Disabled,Enabled"
|
|
line.long 0x04 "UVWSTA,UVW Status Register"
|
|
bitfld.long 0x04 8. " ERUVWIGN ,Unit 0 Total current abnormality detection status" "Not found,Found"
|
|
bitfld.long 0x04 6. " ERWSC ,Channel 2 short-circuit abnormality detection status" "Not found,Found"
|
|
bitfld.long 0x04 5. " ERVSC ,Channel 1 short-circuit abnormality detection status" "Not found,Found"
|
|
bitfld.long 0x04 4. " ERUSC ,Channel 0 short-circuit abnormality detection status" "Not found,Found"
|
|
newline
|
|
bitfld.long 0x04 2. " ERWI ,Channel 2 overcurrent abnormality detection status" "Not found,Found"
|
|
bitfld.long 0x04 1. " ERVI ,Channel 1 overcurrent abnormality detection status" "Not found,Found"
|
|
bitfld.long 0x04 0. " ERUI ,Channel 0 overcurrent abnormality detection status" "Not found,Found"
|
|
line.long 0x08 "UVWIUNCMP,UVW Overcurrent Abnormality Detection Lower Limit Setting Register"
|
|
hexmask.long.word 0x08 0.--15. 1. " CMPUVWIUNDER ,UVW overcurrent abnormality detection lower limit setting"
|
|
line.long 0x0C "UVWIOVCMP,UVW Overcurrent Abnormality Detection Upper Limit Setting Register"
|
|
hexmask.long.word 0x0C 0.--15. 1. " CMPUVWIOVER ,UVW overcurrent abnormality detection upper limit setting"
|
|
line.long 0x10 "UVWSCUNCMP,UVW Short-Circuit Abnormality Detection 0 Data Input Threshold Setting Register"
|
|
hexmask.long.word 0x10 0.--12. 1. " CMPUVWSCUNDER ,UVW short-circuit abnormality detection lower limit setting"
|
|
line.long 0x14 "UVWSCOVCMP,UVW Short-Circuit Abnormality Detection 1 Data Input Threshold Setting Register"
|
|
hexmask.long.word 0x14 0.--12. 1. " CMPUVWSCOVER ,UVW short-circuit abnormality detection lower limit setting"
|
|
line.long 0x18 "UVWIGUNCMP,UVW Total Current Abnormality Detection Lower Limit Setting Register"
|
|
hexmask.long.tbyte 0x18 0.--17. 1. " CMPUVWIGNDUNDER ,UVW total current abnormality detection lower limit setting"
|
|
line.long 0x1C "UVWIGOVCMP,UVW Total Current Abnormality Detection Upper Limit Setting Register"
|
|
hexmask.long.tbyte 0x1C 0.--17. 1. " CMPUVWIGNDOVER ,UVW total current abnormality detection upper limit setting"
|
|
tree.end
|
|
tree "Channel U"
|
|
rgroup.long 0x20++0x0F
|
|
line.long 0x00 "U1DATA,Channel U Current Value Register 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " U1DATA ,Channel 0 current value 1"
|
|
line.long 0x04 "U1CDATA,Channel U Current Value Trigger Capture Register 1"
|
|
hexmask.long.word 0x04 0.--15. 1. " U1CDATA ,Channel 0 current value capture"
|
|
line.long 0x08 "U1VDATA,Channel U Current Value Trough Trigger Capture Register 1"
|
|
hexmask.long.word 0x08 0.--15. 1. " U1VDATA ,Channel 0 current value capture"
|
|
line.long 0x0C "U2DATA,Channel U Current Value Register 2"
|
|
hexmask.long.word 0x0C 0.--15. 1. " U2DATA ,Channel 0 current value 2"
|
|
tree.end
|
|
tree "Channel V"
|
|
rgroup.long 0x30++0x0F
|
|
line.long 0x00 "V1DATA,Channel V Current Value Register 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " V1DATA ,Channel 1 current value 1"
|
|
line.long 0x04 "V1CDATA,Channel V Current Value Crest Trigger Capture Register 1"
|
|
hexmask.long.word 0x04 0.--15. 1. " V1CDATA ,Channel 1 current value capture"
|
|
line.long 0x08 "V1VDATA,Channel V Current Value Trough Trigger Capture Register 1"
|
|
hexmask.long.word 0x08 0.--15. 1. " V1VDATA ,Channel 1 current value capture"
|
|
line.long 0x0C "V2DATA,Channel V Current Value Register 2"
|
|
hexmask.long.word 0x0C 0.--15. 1. " V2DATA ,Channel 1 current value 2"
|
|
tree.end
|
|
tree "Channel W"
|
|
rgroup.long 0x40++0x0F
|
|
line.long 0x00 "W1DATA,Channel W Current Value Register 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " W1DATA ,Channel 2 current value 1"
|
|
line.long 0x04 "W1CDATA,Channel W Current Value Crest Trigger Capture Register 1"
|
|
hexmask.long.word 0x04 0.--15. 1. " W1CDATA ,Channel 2 current value capture"
|
|
line.long 0x08 "W1VDATA,Channel W Current Value Trough Trigger Capture Register 1"
|
|
hexmask.long.word 0x08 0.--15. 1. " W1VDATA ,Channel 2 current value capture"
|
|
line.long 0x0C "W2DATA,Channel W Current Value Register 2"
|
|
hexmask.long.word 0x0C 0.--15. 1. " W2DATA ,Channel 2 current value 2"
|
|
tree.end
|
|
tree "Channel X"
|
|
group.long 0x80++0x07
|
|
line.long 0x00 "XYZCTL,XYZ Control Register"
|
|
bitfld.long 0x00 28.--31. " BITFSHIFT2 ,Overcurrent abnormality detection bit shift select" "[23:8],[20:5],[17:2],[15:0],[14:0],[13:0],[11:0],[9:0],[8:0],[7:0],[6:0],[5:0],[4:0],?..."
|
|
bitfld.long 0x00 24.--26. " WORD2GEN ,Overcurrent abnormality detection decimation clock select" "MCLK3/4,,MCLK3/8,MCLK3/16,MCLK3/32,MCLK3/64,MCLK/128,MCLK/256"
|
|
bitfld.long 0x00 20.--21. " SINC2SEL ,Overcurrent abnormality detection SINC filter select" "SINC3,SINC1,SINC2,?..."
|
|
bitfld.long 0x00 16.--19. " BITFSHIFT1 ,Overcurrent abnormality detection bit shift select" "[23:8],[20:5],[17:2],[15:0],[14:0],[13:0],[11:0],[9:0],[8:0],[7:0],[6:0],[5:0],[4:0],?..."
|
|
newline
|
|
bitfld.long 0x00 12.--14. " WORD1GEN ,Overcurrent abnormality detection decimation clock select" "MCLK3/4,,MCLK3/8,MCLK3/16,MCLK3/32,MCLK3/64,MCLK/128,MCLK/256"
|
|
bitfld.long 0x00 8.--9. " SINC1SEL ,Overcurrent abnormality detection SINC filter select" "SINC3,SINC1,SINC2,?..."
|
|
bitfld.long 0x00 0. " ENABLE ,Operation enable" "Disabled,Enabled"
|
|
line.long 0x04 "XYZSTA,ZYX Status Register"
|
|
bitfld.long 0x04 8. " ERXI ,Channel 3 overcurrent abnormality detection status" "Not found,Found"
|
|
bitfld.long 0x04 4. " ERXSC ,Channel 3 short-circuit abnormality detection status" "Not found,Found"
|
|
group.long 0x98++0x07
|
|
line.long 0x00 "XYZIUNCMP,XYZ Overcurrent Abnormality Detection Lower Limit Setting Register"
|
|
hexmask.long.word 0x00 0.--15. 1. " CMPXYZIUNDER ,X overcurrent abnormality detection lower limit setting"
|
|
line.long 0x04 "XYZIOVCMP,XYZ Overcurrent Abnormality Detection Upper Limit Setting Register"
|
|
hexmask.long.word 0x04 0.--15. 1. " CMPXIOVER ,X overcurrent abnormality detection upper limit setting"
|
|
group.long 0x90++0x07
|
|
line.long 0x00 "XYZSCUNCMP,XYZ Short-Circuit Abnormality Detection 0 Data Input Threshold Setting Register"
|
|
hexmask.long.word 0x00 0.--12. 1. " CMPXSCUNDER ,X short-circuit abnormality detection lower limit setting"
|
|
line.long 0x04 "XYZSCOVCMP,XYZ Short-Circuit Abnormality Detection 1 Data Input Threshold Setting Register"
|
|
hexmask.long.word 0x04 0.--12. 1. " CMPXSCOVER ,X short-circuit abnormality detection lower limit setting"
|
|
rgroup.long 0xA0++0x0F
|
|
line.long 0x00 "X1DATA,Channel X Current Value Register 1"
|
|
hexmask.long.word 0x00 0.--15. 1. " X1DATA ,Channel 3 current value 1"
|
|
line.long 0x04 "X1CDATA,Channel X Current Value Crest Trigger Capture Register 1"
|
|
hexmask.long.word 0x04 0.--15. 1. " X1CDATA ,Channel 3 current value capture"
|
|
line.long 0x08 "X1VDATA,Channel X Current Value Trough Trigger Capture Register 1"
|
|
hexmask.long.word 0x08 0.--15. 1. " X1VDATA ,Channel 3 current value capture"
|
|
line.long 0x0C "X2DATA,Channel X Current Value Register 2"
|
|
hexmask.long.word 0x0C 0.--15. 1. " X2DATA ,Channel 3 current value"
|
|
tree.end
|
|
width 0x0B
|
|
tree.end
|
|
tree "ECM (Error Control Module)"
|
|
base ad:0xA007D000
|
|
width 13.
|
|
tree "Master"
|
|
wgroup.byte 0x0++0x01
|
|
line.byte 0x00 "ECMMESET,ECM Master Error Set Trigger Register"
|
|
bitfld.byte 0x00 0. " ECMEST ,Error set trigger bit" ",Set"
|
|
line.byte 0x01 "ECMMECLR,ECM Master Error Clear Trigger Register"
|
|
bitfld.byte 0x01 0. " ECMECT ,Error clear trigger bit" "No effect,Clear"
|
|
rgroup.long (0x0+0x08)++0x0B
|
|
line.long 0x00 "ECMMESSTR0,ECM Master Error Source Status Register 0"
|
|
bitfld.long 0x00 31. " ECMSSE031 ,Error source status bit 32" "Not occurred,Occurred"
|
|
bitfld.long 0x00 30. " ECMSSE030 ,Error source status bit 31" "Not occurred,Occurred"
|
|
bitfld.long 0x00 29. " ECMSSE029 ,Error source status bit 30" "Not occurred,Occurred"
|
|
bitfld.long 0x00 27. " ECMSSE027 ,Error source status bit 28" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 26. " ECMSSE026 ,Error source status bit 27" "Not occurred,Occurred"
|
|
bitfld.long 0x00 25. " ECMSSE025 ,Error source status bit 26" "Not occurred,Occurred"
|
|
bitfld.long 0x00 24. " ECMSSE024 ,Error source status bit 25" "Not occurred,Occurred"
|
|
bitfld.long 0x00 23. " ECMSSE023 ,Error source status bit 24" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 22. " ECMSSE022 ,Error source status bit 23" "Not occurred,Occurred"
|
|
bitfld.long 0x00 21. " ECMSSE021 ,Error source status bit 22" "Not occurred,Occurred"
|
|
bitfld.long 0x00 20. " ECMSSE020 ,Error source status bit 21" "Not occurred,Occurred"
|
|
bitfld.long 0x00 19. " ECMSSE019 ,Error source status bit 20" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 18. " ECMSSE018 ,Error source status bit 19" "Not occurred,Occurred"
|
|
bitfld.long 0x00 17. " ECMSSE017 ,Error source status bit 18" "Not occurred,Occurred"
|
|
bitfld.long 0x00 16. " ECMSSE016 ,Error source status bit 17" "Not occurred,Occurred"
|
|
bitfld.long 0x00 15. " ECMSSE015 ,Error source status bit 16" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 14. " ECMSSE014 ,Error source status bit 15" "Not occurred,Occurred"
|
|
bitfld.long 0x00 13. " ECMSSE012 ,Error source status bit 14" "Not occurred,Occurred"
|
|
bitfld.long 0x00 12. " ECMSSE012 ,Error source status bit 13" "Not occurred,Occurred"
|
|
bitfld.long 0x00 11. " ECMSSE011 ,Error source status bit 12" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 10. " ECMSSE010 ,Error source status bit 11" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " ECMSSE009 ,Error source status bit 10" "Not occurred,Occurred"
|
|
bitfld.long 0x00 8. " ECMSSE008 ,Error source status bit 9" "Not occurred,Occurred"
|
|
bitfld.long 0x00 7. " ECMSSE007 ,Error source status bit 8" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 6. " ECMSSE006 ,Error source status bit 7" "Not occurred,Occurred"
|
|
bitfld.long 0x00 5. " ECMSSE005 ,Error source status bit 6" "Not occurred,Occurred"
|
|
bitfld.long 0x00 4. " ECMSSE004 ,Error source status bit 5" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " ECMSSE002 ,Error source status bit 3" "Not occurred,Occurred"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x00 1. " ECMSSE001 ,Error source status bit 2" "Not occurred,Occurred"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x00 0. " ECMSSE000 ,Error source status bit 1" "Not occurred,Occurred"
|
|
endif
|
|
line.long 0x04 "ECMMESSTR1,ECM Master Error Source Status Register 1"
|
|
bitfld.long 0x04 8. " ECMSSE108 ,Error source status bit 41" "Not occurred,Occurred"
|
|
bitfld.long 0x04 7. " ECMSSE107 ,Error source status bit 40" "Not occurred,Occurred"
|
|
bitfld.long 0x04 6. " ECMSSE106 ,Error source status bit 39" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x04 5. " ECMSSE105 ,Error source status bit 38" "Not occurred,Occurred"
|
|
bitfld.long 0x04 4. " ECMSSE104 ,Error source status bit 37" "Not occurred,Occurred"
|
|
bitfld.long 0x04 3. " ECMSSE103 ,Error source status bit 36" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x04 2. " ECMSSE102 ,Error source status bit 35" "Not occurred,Occurred"
|
|
bitfld.long 0x04 1. " ECMSSE101 ,Error source status bit 34" "Not occurred,Occurred"
|
|
bitfld.long 0x04 0. " ECMSSE100 ,Error source status bit 33" "Not occurred,Occurred"
|
|
line.long 0x08 "ECMMESSTR2,ECM Master Error Source Status Register 1"
|
|
bitfld.long 0x08 31. " ECMSSE231 ,Error source status bit 96" "Not occurred,Occurred"
|
|
bitfld.long 0x08 30. " ECMSSE230 ,Error source status bit 95" "Not occurred,Occurred"
|
|
bitfld.long 0x08 29. " ECMSSE229 ,Error source status bit 94" "Not occurred,Occurred"
|
|
bitfld.long 0x08 28. " ECMSSE228 ,Error source status bit 93" "Not occurred,Occurred"
|
|
wgroup.long (0x0+0x14)++0x03
|
|
line.long 0x00 "ECMMPCMD0,ECM Master Protection Command Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " ECMREG0 ,Specific instruction sequence write"
|
|
tree.end
|
|
tree "Checker"
|
|
wgroup.byte 0x40++0x01
|
|
line.byte 0x00 "ECMCESET,ECM Checker Error Set Trigger Register"
|
|
bitfld.byte 0x00 0. " ECMEST ,Error set trigger bit" ",Set"
|
|
line.byte 0x01 "ECMCECLR,ECM Master Error Clear Trigger Register"
|
|
bitfld.byte 0x01 0. " ECMECT ,Error clear trigger bit" "No effect,Clear"
|
|
rgroup.long (0x40+0x08)++0x0B
|
|
line.long 0x00 "ECMCESSTR0,ECM Checker Error Source Status Register 0"
|
|
bitfld.long 0x00 31. " ECMSSE031 ,Error source status bit 32" "Not occurred,Occurred"
|
|
bitfld.long 0x00 30. " ECMSSE030 ,Error source status bit 31" "Not occurred,Occurred"
|
|
bitfld.long 0x00 29. " ECMSSE029 ,Error source status bit 30" "Not occurred,Occurred"
|
|
bitfld.long 0x00 27. " ECMSSE027 ,Error source status bit 28" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 26. " ECMSSE026 ,Error source status bit 27" "Not occurred,Occurred"
|
|
bitfld.long 0x00 25. " ECMSSE025 ,Error source status bit 26" "Not occurred,Occurred"
|
|
bitfld.long 0x00 24. " ECMSSE024 ,Error source status bit 25" "Not occurred,Occurred"
|
|
bitfld.long 0x00 23. " ECMSSE023 ,Error source status bit 24" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 22. " ECMSSE022 ,Error source status bit 23" "Not occurred,Occurred"
|
|
bitfld.long 0x00 21. " ECMSSE021 ,Error source status bit 22" "Not occurred,Occurred"
|
|
bitfld.long 0x00 20. " ECMSSE020 ,Error source status bit 21" "Not occurred,Occurred"
|
|
bitfld.long 0x00 19. " ECMSSE019 ,Error source status bit 20" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 18. " ECMSSE018 ,Error source status bit 19" "Not occurred,Occurred"
|
|
bitfld.long 0x00 17. " ECMSSE017 ,Error source status bit 18" "Not occurred,Occurred"
|
|
bitfld.long 0x00 16. " ECMSSE016 ,Error source status bit 17" "Not occurred,Occurred"
|
|
bitfld.long 0x00 15. " ECMSSE015 ,Error source status bit 16" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 14. " ECMSSE014 ,Error source status bit 15" "Not occurred,Occurred"
|
|
bitfld.long 0x00 13. " ECMSSE012 ,Error source status bit 14" "Not occurred,Occurred"
|
|
bitfld.long 0x00 12. " ECMSSE012 ,Error source status bit 13" "Not occurred,Occurred"
|
|
bitfld.long 0x00 11. " ECMSSE011 ,Error source status bit 12" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 10. " ECMSSE010 ,Error source status bit 11" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " ECMSSE009 ,Error source status bit 10" "Not occurred,Occurred"
|
|
bitfld.long 0x00 8. " ECMSSE008 ,Error source status bit 9" "Not occurred,Occurred"
|
|
bitfld.long 0x00 7. " ECMSSE007 ,Error source status bit 8" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x00 6. " ECMSSE006 ,Error source status bit 7" "Not occurred,Occurred"
|
|
bitfld.long 0x00 5. " ECMSSE005 ,Error source status bit 6" "Not occurred,Occurred"
|
|
bitfld.long 0x00 4. " ECMSSE004 ,Error source status bit 5" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " ECMSSE002 ,Error source status bit 3" "Not occurred,Occurred"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x00 1. " ECMSSE001 ,Error source status bit 2" "Not occurred,Occurred"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x00 0. " ECMSSE000 ,Error source status bit 1" "Not occurred,Occurred"
|
|
endif
|
|
line.long 0x04 "ECMCESSTR1,ECM Checker Error Source Status Register 1"
|
|
bitfld.long 0x04 8. " ECMSSE108 ,Error source status bit 41" "Not occurred,Occurred"
|
|
bitfld.long 0x04 7. " ECMSSE107 ,Error source status bit 40" "Not occurred,Occurred"
|
|
bitfld.long 0x04 6. " ECMSSE106 ,Error source status bit 39" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x04 5. " ECMSSE105 ,Error source status bit 38" "Not occurred,Occurred"
|
|
bitfld.long 0x04 4. " ECMSSE104 ,Error source status bit 37" "Not occurred,Occurred"
|
|
bitfld.long 0x04 3. " ECMSSE103 ,Error source status bit 36" "Not occurred,Occurred"
|
|
newline
|
|
bitfld.long 0x04 2. " ECMSSE102 ,Error source status bit 35" "Not occurred,Occurred"
|
|
bitfld.long 0x04 1. " ECMSSE101 ,Error source status bit 34" "Not occurred,Occurred"
|
|
bitfld.long 0x04 0. " ECMSSE100 ,Error source status bit 33" "Not occurred,Occurred"
|
|
line.long 0x08 "ECMCESSTR2,ECM Checker Error Source Status Register 1"
|
|
bitfld.long 0x08 31. " ECMSSE231 ,Error source status bit 96" "Not occurred,Occurred"
|
|
bitfld.long 0x08 30. " ECMSSE230 ,Error source status bit 95" "Not occurred,Occurred"
|
|
bitfld.long 0x08 29. " ECMSSE229 ,Error source status bit 94" "Not occurred,Occurred"
|
|
bitfld.long 0x08 28. " ECMSSE228 ,Error source status bit 93" "Not occurred,Occurred"
|
|
wgroup.long (0x40+0x14)++0x03
|
|
line.long 0x00 "ECMCPCMD0,ECM Checker Protection Command Register"
|
|
hexmask.long.byte 0x00 0.--7. 1. " ECMREG0 ,Specific instruction sequence write"
|
|
tree.end
|
|
newline
|
|
group.byte 0x80++0x00 "Common"
|
|
line.byte 0x00 "ECMEPCFG,ECM Error Pulse Configuration Register"
|
|
bitfld.byte 0x00 0. " ECMSL0 ,ERROROUT# pin operation set " "Non-dynamic,Dynamic"
|
|
group.long 0x84++0x2F
|
|
line.long 0x00 "ECMMICFG0,ECM Maskable Interrupt Configuration Register 0"
|
|
bitfld.long 0x00 31. " ECMMIE031 ,ECM maskable interrupt generation control bit for error source 32" "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " ECMMIE030 ,ECM maskable interrupt generation control bit for error source 31" "Disabled,Enabled"
|
|
bitfld.long 0x00 29. " ECMMIE029 ,ECM maskable interrupt generation control bit for error source 30" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " ECMMIE027 ,ECM maskable interrupt generation control bit for error source 28" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 26. " ECMMIE026 ,ECM maskable interrupt generation control bit for error source 27" "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " ECMMIE025 ,ECM maskable interrupt generation control bit for error source 26" "Disabled,Enabled"
|
|
bitfld.long 0x00 24. " ECMMIE024 ,ECM maskable interrupt generation control bit for error source 25" "Disabled,Enabled"
|
|
bitfld.long 0x00 23. " ECMMIE023 ,ECM maskable interrupt generation control bit for error source 24" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 22. " ECMMIE022 ,ECM maskable interrupt generation control bit for error source 23" "Disabled,Enabled"
|
|
bitfld.long 0x00 21. " ECMMIE021 ,ECM maskable interrupt generation control bit for error source 22" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " ECMMIE020 ,ECM maskable interrupt generation control bit for error source 21" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " ECMMIE019 ,ECM maskable interrupt generation control bit for error source 20" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 18. " ECMMIE018 ,ECM maskable interrupt generation control bit for error source 19" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " ECMMIE017 ,ECM maskable interrupt generation control bit for error source 18" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " ECMMIE016 ,ECM maskable interrupt generation control bit for error source 17" "Disabled,Enabled"
|
|
bitfld.long 0x00 15. " ECMMIE015 ,ECM maskable interrupt generation control bit for error source 16" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " ECMMIE014 ,ECM maskable interrupt generation control bit for error source 15" "Disabled,Enabled"
|
|
bitfld.long 0x00 13. " ECMMIE013 ,ECM maskable interrupt generation control bit for error source 14" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " ECMMIE012 ,ECM maskable interrupt generation control bit for error source 13" "Disabled,Enabled"
|
|
bitfld.long 0x00 11. " ECMMIE011 ,ECM maskable interrupt generation control bit for error source 12" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 10. " ECMMIE010 ,ECM maskable interrupt generation control bit for error source 11" "Disabled,Enabled"
|
|
bitfld.long 0x00 9. " ECMMIE009 ,ECM maskable interrupt generation control bit for error source 10" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " ECMMIE008 ,ECM maskable interrupt generation control bit for error source 9" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " ECMMIE007 ,ECM maskable interrupt generation control bit for error source 8" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. " ECMMIE006 ,ECM maskable interrupt generation control bit for error source 7" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " ECMMIE005 ,ECM maskable interrupt generation control bit for error source 6" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " ECMMIE004 ,ECM maskable interrupt generation control bit for error source 5" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " ECMMIE002 ,ECM maskable interrupt generation control bit for error source 3" "Disabled,Enabled"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x00 1. " ECMMIE001 ,ECM maskable interrupt generation control bit for error source 2" "Disabled,Enabled"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x00 0. " ECMMIE000 ,ECM maskable interrupt generation control bit for error source 1" "Disabled,Enabled"
|
|
endif
|
|
line.long 0x04 "ECMMICFG1,ECM Maskable Interrupt Configuration Register 1"
|
|
bitfld.long 0x04 8. " ECMMIE108 ,ECM maskable interrupt generation control bit for error source 41" "Disabled,Enabled"
|
|
bitfld.long 0x04 7. " ECMMIE107 ,ECM maskable interrupt generation control bit for error source 40" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " ECMMIE106 ,ECM maskable interrupt generation control bit for error source 39" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 5. " ECMMIE105 ,ECM maskable interrupt generation control bit for error source 38" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " ECMMIE104 ,ECM maskable interrupt generation control bit for error source 37" "Disabled,Enabled"
|
|
bitfld.long 0x04 3. " ECMMIE103 ,ECM maskable interrupt generation control bit for error source 36" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 2. " ECMMIE102 ,ECM maskable interrupt generation control bit for error source 35" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " ECMMIE101 ,ECM maskable interrupt generation control bit for error source 34" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " ECMMIE100 ,ECM maskable interrupt generation control bit for error source 33" "Disabled,Enabled"
|
|
line.long 0x08 "ECMMICFG2,ECM Maskable Interrupt Configuration Register 2"
|
|
bitfld.long 0x08 28. " ECMMIE228 ,ECM maskable interrupt generation control bit for error source 93" "Disabled,Enabled"
|
|
line.long 0x0C "ECMNMICFG0,ECM Non-maskable Interrupt Configuration Register 0"
|
|
bitfld.long 0x0C 31. " ECMNMIE031 ,ECM non-maskable interrupt generation control bit for error source 32" "Disabled,Enabled"
|
|
bitfld.long 0x0C 30. " ECMNMIE030 ,ECM non-maskable interrupt generation control bit for error source 31" "Disabled,Enabled"
|
|
bitfld.long 0x0C 29. " ECMNMIE029 ,ECM non-maskable interrupt generation control bit for error source 30" "Disabled,Enabled"
|
|
bitfld.long 0x0C 27. " ECMNMIE027 ,ECM non-maskable interrupt generation control bit for error source 28" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 26. " ECMNMIE026 ,ECM non-maskable interrupt generation control bit for error source 27" "Disabled,Enabled"
|
|
bitfld.long 0x0C 25. " ECMNMIE025 ,ECM non-maskable interrupt generation control bit for error source 26" "Disabled,Enabled"
|
|
bitfld.long 0x0C 24. " ECMNMIE024 ,ECM non-maskable interrupt generation control bit for error source 25" "Disabled,Enabled"
|
|
bitfld.long 0x0C 23. " ECMNMIE023 ,ECM non-maskable interrupt generation control bit for error source 24" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 22. " ECMNMIE022 ,ECM non-maskable interrupt generation control bit for error source 23" "Disabled,Enabled"
|
|
bitfld.long 0x0C 21. " ECMNMIE021 ,ECM non-maskable interrupt generation control bit for error source 22" "Disabled,Enabled"
|
|
bitfld.long 0x0C 20. " ECMNMIE020 ,ECM non-maskable interrupt generation control bit for error source 21" "Disabled,Enabled"
|
|
bitfld.long 0x0C 19. " ECMNMIE019 ,ECM non-maskable interrupt generation control bit for error source 20" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 18. " ECMNMIE018 ,ECM non-maskable interrupt generation control bit for error source 19" "Disabled,Enabled"
|
|
bitfld.long 0x0C 17. " ECMNMIE017 ,ECM non-maskable interrupt generation control bit for error source 18" "Disabled,Enabled"
|
|
bitfld.long 0x0C 16. " ECMNMIE016 ,ECM non-maskable interrupt generation control bit for error source 17" "Disabled,Enabled"
|
|
bitfld.long 0x0C 15. " ECMNMIE015 ,ECM non-maskable interrupt generation control bit for error source 16" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 14. " ECMNMIE014 ,ECM non-maskable interrupt generation control bit for error source 15" "Disabled,Enabled"
|
|
bitfld.long 0x0C 13. " ECMNMIE013 ,ECM non-maskable interrupt generation control bit for error source 14" "Disabled,Enabled"
|
|
bitfld.long 0x0C 12. " ECMNMIE012 ,ECM non-maskable interrupt generation control bit for error source 13" "Disabled,Enabled"
|
|
bitfld.long 0x0C 11. " ECMNMIE011 ,ECM non-maskable interrupt generation control bit for error source 12" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 10. " ECMNMIE010 ,ECM non-maskable interrupt generation control bit for error source 11" "Disabled,Enabled"
|
|
bitfld.long 0x0C 9. " ECMNMIE009 ,ECM non-maskable interrupt generation control bit for error source 10" "Disabled,Enabled"
|
|
bitfld.long 0x0C 8. " ECMNMIE008 ,ECM non-maskable interrupt generation control bit for error source 9" "Disabled,Enabled"
|
|
bitfld.long 0x0C 7. " ECMNMIE007 ,ECM non-maskable interrupt generation control bit for error source 8" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 6. " ECMNMIE006 ,ECM non-maskable interrupt generation control bit for error source 7" "Disabled,Enabled"
|
|
bitfld.long 0x0C 5. " ECMNMIE005 ,ECM non-maskable interrupt generation control bit for error source 6" "Disabled,Enabled"
|
|
bitfld.long 0x0C 4. " ECMNMIE004 ,ECM non-maskable interrupt generation control bit for error source 5" "Disabled,Enabled"
|
|
bitfld.long 0x0C 2. " ECMNMIE002 ,ECM non-maskable interrupt generation control bit for error source 3" "Disabled,Enabled"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x0C 1. " ECMNMIE001 ,ECM non-maskable interrupt generation control bit for error source 2" "Disabled,Enabled"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x0C 0. " ECMNMIE000 ,ECM non-maskable interrupt generation control bit for error source 1" "Disabled,Enabled"
|
|
endif
|
|
line.long 0x10 "ECMNMICFG1,ECM Non-maskable Interrupt Configuration Register 1"
|
|
bitfld.long 0x10 8. " ECMNMIE108 ,ECM non-maskable interrupt generation control bit for error source 41" "Disabled,Enabled"
|
|
bitfld.long 0x10 7. " ECMNMIE107 ,ECM non-maskable interrupt generation control bit for error source 40" "Disabled,Enabled"
|
|
bitfld.long 0x10 6. " ECMNMIE106 ,ECM non-maskable interrupt generation control bit for error source 39" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x10 5. " ECMNMIE105 ,ECM non-maskable interrupt generation control bit for error source 38" "Disabled,Enabled"
|
|
bitfld.long 0x10 4. " ECMNMIE104 ,ECM non-maskable interrupt generation control bit for error source 37" "Disabled,Enabled"
|
|
bitfld.long 0x10 3. " ECMNMIE103 ,ECM non-maskable interrupt generation control bit for error source 36" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x10 2. " ECMNMIE102 ,ECM non-maskable interrupt generation control bit for error source 35" "Disabled,Enabled"
|
|
bitfld.long 0x10 1. " ECMNMIE101 ,ECM non-maskable interrupt generation control bit for error source 34" "Disabled,Enabled"
|
|
bitfld.long 0x10 0. " ECMNMIE100 ,ECM non-maskable interrupt generation control bit for error source 33" "Disabled,Enabled"
|
|
line.long 0x14 "ECMNMICFG2,ECM Non-maskable Interrupt Configuration Register 2"
|
|
bitfld.long 0x14 28. " ECMNMIE228 ,ECM non-maskable interrupt generation control bit for error source 93" "Disabled,Enabled"
|
|
line.long 0x18 "ECMIRCFG0,ECM Internal Reset Configuration Register 0"
|
|
bitfld.long 0x18 31. " ECMIRE031 ,ECM reset generation control bit for error source 32" "Disabled,Enabled"
|
|
bitfld.long 0x18 30. " ECMIRE030 ,ECM reset generation control bit for error source 31" "Disabled,Enabled"
|
|
bitfld.long 0x18 29. " ECMIRE029 ,ECM reset generation control bit for error source 30" "Disabled,Enabled"
|
|
bitfld.long 0x18 27. " ECMIRE027 ,ECM reset generation control bit for error source 28" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x18 26. " ECMIRE026 ,ECM reset generation control bit for error source 27" "Disabled,Enabled"
|
|
bitfld.long 0x18 25. " ECMIRE025 ,ECM reset generation control bit for error source 26" "Disabled,Enabled"
|
|
bitfld.long 0x18 24. " ECMIRE024 ,ECM reset generation control bit for error source 25" "Disabled,Enabled"
|
|
bitfld.long 0x18 23. " ECMIRE023 ,ECM reset generation control bit for error source 24" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x18 22. " ECMIRE022 ,ECM reset generation control bit for error source 23" "Disabled,Enabled"
|
|
bitfld.long 0x18 21. " ECMIRE021 ,ECM reset generation control bit for error source 22" "Disabled,Enabled"
|
|
bitfld.long 0x18 20. " ECMIRE020 ,ECM reset generation control bit for error source 21" "Disabled,Enabled"
|
|
bitfld.long 0x18 19. " ECMIRE019 ,ECM reset generation control bit for error source 20" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x18 18. " ECMIRE018 ,ECM reset generation control bit for error source 19" "Disabled,Enabled"
|
|
bitfld.long 0x18 17. " ECMIRE017 ,ECM reset generation control bit for error source 18" "Disabled,Enabled"
|
|
bitfld.long 0x18 16. " ECMIRE016 ,ECM reset generation control bit for error source 17" "Disabled,Enabled"
|
|
bitfld.long 0x18 15. " ECMIRE015 ,ECM reset generation control bit for error source 16" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x18 14. " ECMIRE014 ,ECM reset generation control bit for error source 15" "Disabled,Enabled"
|
|
bitfld.long 0x18 13. " ECMIRE013 ,ECM reset generation control bit for error source 14" "Disabled,Enabled"
|
|
bitfld.long 0x18 12. " ECMIRE012 ,ECM reset generation control bit for error source 13" "Disabled,Enabled"
|
|
bitfld.long 0x18 11. " ECMIRE011 ,ECM reset generation control bit for error source 12" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x18 10. " ECMIRE010 ,ECM reset generation control bit for error source 11" "Disabled,Enabled"
|
|
bitfld.long 0x18 9. " ECMIRE009 ,ECM reset generation control bit for error source 10" "Disabled,Enabled"
|
|
bitfld.long 0x18 8. " ECMIRE008 ,ECM reset generation control bit for error source 9" "Disabled,Enabled"
|
|
bitfld.long 0x18 7. " ECMIRE007 ,ECM reset generation control bit for error source 8" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x18 6. " ECMIRE006 ,ECM reset generation control bit for error source 7" "Disabled,Enabled"
|
|
bitfld.long 0x18 5. " ECMIRE005 ,ECM reset generation control bit for error source 6" "Disabled,Enabled"
|
|
bitfld.long 0x18 4. " ECMIRE004 ,ECM reset generation control bit for error source 5" "Disabled,Enabled"
|
|
bitfld.long 0x18 2. " ECMIRE002 ,ECM reset generation control bit for error source 3" "Disabled,Enabled"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x18 1. " ECMIRE001 ,ECM reset generation control bit for error source 2" "Disabled,Enabled"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x18 0. " ECMIRE000 ,ECM reset generation control bit for error source 1" "Disabled,Enabled"
|
|
endif
|
|
line.long 0x1C "ECMIRCFG1,ECM Internal Reset Configuration Register 1"
|
|
bitfld.long 0x1C 8. " ECMIRE108 ,ECM reset generation control bit for error source 41" "Disabled,Enabled"
|
|
bitfld.long 0x1C 7. " ECMIRE107 ,ECM reset generation control bit for error source 40" "Disabled,Enabled"
|
|
bitfld.long 0x1C 6. " ECMIRE106 ,ECM reset generation control bit for error source 39" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x1C 5. " ECMIRE105 ,ECM reset generation control bit for error source 38" "Disabled,Enabled"
|
|
bitfld.long 0x1C 4. " ECMIRE104 ,ECM reset generation control bit for error source 37" "Disabled,Enabled"
|
|
bitfld.long 0x1C 3. " ECMIRE103 ,ECM reset generation control bit for error source 36" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x1C 2. " ECMIRE102 ,ECM reset generation control bit for error source 35" "Disabled,Enabled"
|
|
bitfld.long 0x1C 1. " ECMIRE101 ,ECM reset generation control bit for error source 34" "Disabled,Enabled"
|
|
bitfld.long 0x1C 0. " ECMIRE100 ,ECM reset generation control bit for error source 33" "Disabled,Enabled"
|
|
line.long 0x20 "ECMIRCFG2,ECM Internal Reset Configuration Register 2"
|
|
bitfld.long 0x20 29. " ECMIRE229 ,ECM reset generation control bit for error source 94" "Disabled,Enabled"
|
|
bitfld.long 0x20 28. " ECMIRE228 ,ECM reset generation control bit for error source 93" "Disabled,Enabled"
|
|
line.long 0x24 "ECMEMK0,ECM Error Mask Register 0"
|
|
bitfld.long 0x24 31. " ECMEMK031 ,ECM error output signal mask control bit for error source 32" "Not masked,Masked"
|
|
bitfld.long 0x24 30. " ECMEMK030 ,ECM error output signal mask control bit for error source 31" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 29. " ECMEMK029 ,ECM error output signal mask control bit for error source 30" "Not masked,Masked"
|
|
bitfld.long 0x24 28. " ECMEMK028 ,ECM error output signal mask control bit for error source 29" "Not masked,Masked"
|
|
bitfld.long 0x24 27. " ECMEMK027 ,ECM error output signal mask control bit for error source 28" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 26. " ECMEMK026 ,ECM error output signal mask control bit for error source 27" "Not masked,Masked"
|
|
bitfld.long 0x24 25. " ECMEMK025 ,ECM error output signal mask control bit for error source 26" "Not masked,Masked"
|
|
bitfld.long 0x24 24. " ECMEMK024 ,ECM error output signal mask control bit for error source 25" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 23. " ECMEMK023 ,ECM error output signal mask control bit for error source 24" "Not masked,Masked"
|
|
bitfld.long 0x24 22. " ECMEMK022 ,ECM error output signal mask control bit for error source 23" "Not masked,Masked"
|
|
bitfld.long 0x24 21. " ECMEMK021 ,ECM error output signal mask control bit for error source 22" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 20. " ECMEMK020 ,ECM error output signal mask control bit for error source 21" "Not masked,Masked"
|
|
bitfld.long 0x24 19. " ECMEMK019 ,ECM error output signal mask control bit for error source 20" "Not masked,Masked"
|
|
bitfld.long 0x24 18. " ECMEMK018 ,ECM error output signal mask control bit for error source 19" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 17. " ECMEMK017 ,ECM error output signal mask control bit for error source 18" "Not masked,Masked"
|
|
bitfld.long 0x24 16. " ECMEMK016 ,ECM error output signal mask control bit for error source 17" "Not masked,Masked"
|
|
bitfld.long 0x24 15. " ECMEMK015 ,ECM error output signal mask control bit for error source 16" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 14. " ECMEMK014 ,ECM error output signal mask control bit for error source 15" "Not masked,Masked"
|
|
bitfld.long 0x24 13. " ECMEMK013 ,ECM error output signal mask control bit for error source 14" "Not masked,Masked"
|
|
bitfld.long 0x24 12. " ECMEMK012 ,ECM error output signal mask control bit for error source 13" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 11. " ECMEMK011 ,ECM error output signal mask control bit for error source 12" "Not masked,Masked"
|
|
bitfld.long 0x24 10. " ECMEMK010 ,ECM error output signal mask control bit for error source 11" "Not masked,Masked"
|
|
bitfld.long 0x24 9. " ECMEMK009 ,ECM error output signal mask control bit for error source 10" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 8. " ECMEMK008 ,ECM error output signal mask control bit for error source 9" "Not masked,Masked"
|
|
bitfld.long 0x24 7. " ECMEMK007 ,ECM error output signal mask control bit for error source 8" "Not masked,Masked"
|
|
bitfld.long 0x24 6. " ECMEMK006 ,ECM error output signal mask control bit for error source 7" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x24 5. " ECMEMK005 ,ECM error output signal mask control bit for error source 6" "Not masked,Masked"
|
|
bitfld.long 0x24 4. " ECMEMK004 ,ECM error output signal mask control bit for error source 5" "Not masked,Masked"
|
|
bitfld.long 0x24 2. " ECMEMK002 ,ECM error output signal mask control bit for error source 3" "Not masked,Masked"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x24 1. " ECMEMK001 ,ECM error output signal mask control bit for error source 2" "Not masked,Masked"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x24 0. " ECMEMK000 ,ECM error output signal mask control bit for error source 1" "Not masked,Masked"
|
|
endif
|
|
line.long 0x28 "ECMEMK1,ECM Error Mask Register 1"
|
|
bitfld.long 0x28 8. " ECMEMK108 ,ECM error output signal mask control bit for error source 41" "Not masked,Masked"
|
|
bitfld.long 0x28 7. " ECMEMK107 ,ECM error output signal mask control bit for error source 40" "Not masked,Masked"
|
|
bitfld.long 0x28 6. " ECMEMK106 ,ECM error output signal mask control bit for error source 39" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x28 5. " ECMEMK105 ,ECM error output signal mask control bit for error source 38" "Not masked,Masked"
|
|
bitfld.long 0x28 4. " ECMEMK104 ,ECM error output signal mask control bit for error source 37" "Not masked,Masked"
|
|
bitfld.long 0x28 3. " ECMEMK103 ,ECM error output signal mask control bit for error source 36" "Not masked,Masked"
|
|
newline
|
|
bitfld.long 0x28 2. " ECMEMK102 ,ECM error output signal mask control bit for error source 35" "Not masked,Masked"
|
|
bitfld.long 0x28 1. " ECMEMK101 ,ECM error output signal mask control bit for error source 34" "Not masked,Masked"
|
|
bitfld.long 0x28 0. " ECMEMK100 ,ECM error output signal mask control bit for error source 33" "Not masked,Masked"
|
|
line.long 0x2C "ECMEMK2,ECM Error Mask Register 2"
|
|
bitfld.long 0x2C 29. " ECMEMK229 ,ECM error output signal mask control bit for error source 94" "Not masked,Masked"
|
|
bitfld.long 0x2C 28. " ECMEMK228 ,ECM error output signal mask control bit for error source 93" "Not masked,Masked"
|
|
wgroup.long 0xB4++0x0F
|
|
line.long 0x00 "ECMESSTC0,ECM Error Source Status Clear Trigger Register 0"
|
|
bitfld.long 0x00 31. " ECMCLSSE031 ,ECM error status clear bit for error source 32" "Unchanged,Cleared"
|
|
bitfld.long 0x00 30. " ECMCLSSE030 ,ECM error status clear bit for error source 31" "Unchanged,Cleared"
|
|
bitfld.long 0x00 29. " ECMCLSSE029 ,ECM error status clear bit for error source 30" "Unchanged,Cleared"
|
|
bitfld.long 0x00 27. " ECMCLSSE027 ,ECM error status clear bit for error source 28" "Unchanged,Cleared"
|
|
newline
|
|
bitfld.long 0x00 26. " ECMCLSSE026 ,ECM error status clear bit for error source 27" "Unchanged,Cleared"
|
|
bitfld.long 0x00 25. " ECMCLSSE025 ,ECM error status clear bit for error source 26" "Unchanged,Cleared"
|
|
bitfld.long 0x00 24. " ECMCLSSE024 ,ECM error status clear bit for error source 25" "Unchanged,Cleared"
|
|
bitfld.long 0x00 23. " ECMCLSSE023 ,ECM error status clear bit for error source 24" "Unchanged,Cleared"
|
|
newline
|
|
bitfld.long 0x00 22. " ECMCLSSE022 ,ECM error status clear bit for error source 23" "Unchanged,Cleared"
|
|
bitfld.long 0x00 21. " ECMCLSSE021 ,ECM error status clear bit for error source 22" "Unchanged,Cleared"
|
|
bitfld.long 0x00 20. " ECMCLSSE020 ,ECM error status clear bit for error source 21" "Unchanged,Cleared"
|
|
bitfld.long 0x00 19. " ECMCLSSE019 ,ECM error status clear bit for error source 20" "Unchanged,Cleared"
|
|
newline
|
|
bitfld.long 0x00 18. " ECMCLSSE018 ,ECM error status clear bit for error source 19" "Unchanged,Cleared"
|
|
bitfld.long 0x00 17. " ECMCLSSE017 ,ECM error status clear bit for error source 18" "Unchanged,Cleared"
|
|
bitfld.long 0x00 16. " ECMCLSSE016 ,ECM error status clear bit for error source 17" "Unchanged,Cleared"
|
|
bitfld.long 0x00 15. " ECMCLSSE015 ,ECM error status clear bit for error source 16" "Unchanged,Cleared"
|
|
newline
|
|
bitfld.long 0x00 14. " ECMCLSSE014 ,ECM error status clear bit for error source 15" "Unchanged,Cleared"
|
|
bitfld.long 0x00 13. " ECMCLSSE013 ,ECM error status clear bit for error source 14" "Unchanged,Cleared"
|
|
bitfld.long 0x00 12. " ECMCLSSE012 ,ECM error status clear bit for error source 13" "Unchanged,Cleared"
|
|
bitfld.long 0x00 11. " ECMCLSSE011 ,ECM error status clear bit for error source 12" "Unchanged,Cleared"
|
|
newline
|
|
bitfld.long 0x00 10. " ECMCLSSE010 ,ECM error status clear bit for error source 11" "Unchanged,Cleared"
|
|
bitfld.long 0x00 9. " ECMCLSSE009 ,ECM error status clear bit for error source 10" "Unchanged,Cleared"
|
|
bitfld.long 0x00 8. " ECMCLSSE008 ,ECM error status clear bit for error source 9" "Unchanged,Cleared"
|
|
bitfld.long 0x00 7. " ECMCLSSE007 ,ECM error status clear bit for error source 8" "Unchanged,Cleared"
|
|
newline
|
|
bitfld.long 0x00 6. " ECMCLSSE006 ,ECM error status clear bit for error source 7" "Unchanged,Cleared"
|
|
bitfld.long 0x00 5. " ECMCLSSE005 ,ECM error status clear bit for error source 6" "Unchanged,Cleared"
|
|
bitfld.long 0x00 4. " ECMCLSSE004 ,ECM error status clear bit for error source 5" "Unchanged,Cleared"
|
|
bitfld.long 0x00 2. " ECMCLSSE002 ,ECM error status clear bit for error source 3" "Unchanged,Cleared"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x00 1. " ECMCLSSE001 ,ECM error status clear bit for error source 2" "Unchanged,Cleared"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x00 0. " ECMCLSSE000 ,ECM error status clear bit for error source 1" "Unchanged,Cleared"
|
|
endif
|
|
line.long 0x04 "ECMESSTC1,ECM Error Source Status Clear Trigger Register 1"
|
|
bitfld.long 0x04 8. " ECMCLSSE108 ,ECM error status clear bit for error source 41" "Unchanged,Cleared"
|
|
bitfld.long 0x04 7. " ECMCLSSE107 ,ECM error status clear bit for error source 40" "Unchanged,Cleared"
|
|
bitfld.long 0x04 6. " ECMCLSSE106 ,ECM error status clear bit for error source 39" "Unchanged,Cleared"
|
|
newline
|
|
bitfld.long 0x04 5. " ECMCLSSE105 ,ECM error status clear bit for error source 38" "Unchanged,Cleared"
|
|
bitfld.long 0x04 4. " ECMCLSSE104 ,ECM error status clear bit for error source 37" "Unchanged,Cleared"
|
|
bitfld.long 0x04 3. " ECMCLSSE103 ,ECM error status clear bit for error source 36" "Unchanged,Cleared"
|
|
newline
|
|
bitfld.long 0x04 2. " ECMCLSSE102 ,ECM error status clear bit for error source 35" "Unchanged,Cleared"
|
|
bitfld.long 0x04 1. " ECMCLSSE101 ,ECM error status clear bit for error source 34" "Unchanged,Cleared"
|
|
bitfld.long 0x04 0. " ECMCLSSE100 ,ECM error status clear bit for error source 33" "Unchanged,Cleared"
|
|
line.long 0x08 "ECMESSTC2,ECM Error Source Status Clear Trigger Register 2"
|
|
bitfld.long 0x08 30. " ECMCLSSE230 ,ECM error status clear bit for error source 95" "Unchanged,Cleared"
|
|
bitfld.long 0x08 29. " ECMCLSSE229 ,ECM error status clear bit for error source 94" "Unchanged,Cleared"
|
|
bitfld.long 0x08 28. " ECMCLSSE228 ,ECM error status clear bit for error source 93" "Unchanged,Cleared"
|
|
line.long 0x0C "ECMPCMD1,ECM Protection Command Register 1"
|
|
hexmask.long.byte 0x0C 0.--7. 1. " ECMREG1 ,Specific instruction sequence write"
|
|
rgroup.byte 0xC4++0x00
|
|
line.byte 0x00 "ECMPS,ECM Protection Status Register"
|
|
bitfld.byte 0x00 0. " ECMPRERR ,ECM protection status" "Done,Failed"
|
|
wgroup.long 0xC8++0x0B
|
|
line.long 0x00 "ECMPE0,ECM Pseudo Error Trigger Register 0"
|
|
bitfld.long 0x00 31. " ECMPE031 ,ECM pseudo error trigger bit for error source 32" "Not generated,Generated"
|
|
bitfld.long 0x00 30. " ECMPE030 ,ECM pseudo error trigger bit for error source 31" "Not generated,Generated"
|
|
bitfld.long 0x00 29. " ECMPE029 ,ECM pseudo error trigger bit for error source 30" "Not generated,Generated"
|
|
bitfld.long 0x00 27. " ECMPE027 ,ECM pseudo error trigger bit for error source 28" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x00 26. " ECMPE026 ,ECM pseudo error trigger bit for error source 27" "Not generated,Generated"
|
|
bitfld.long 0x00 25. " ECMPE025 ,ECM pseudo error trigger bit for error source 26" "Not generated,Generated"
|
|
bitfld.long 0x00 24. " ECMPE024 ,ECM pseudo error trigger bit for error source 25" "Not generated,Generated"
|
|
bitfld.long 0x00 23. " ECMPE023 ,ECM pseudo error trigger bit for error source 24" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x00 22. " ECMPE022 ,ECM pseudo error trigger bit for error source 23" "Not generated,Generated"
|
|
bitfld.long 0x00 21. " ECMPE021 ,ECM pseudo error trigger bit for error source 22" "Not generated,Generated"
|
|
bitfld.long 0x00 20. " ECMPE020 ,ECM pseudo error trigger bit for error source 21" "Not generated,Generated"
|
|
bitfld.long 0x00 19. " ECMPE019 ,ECM pseudo error trigger bit for error source 20" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x00 18. " ECMPE018 ,ECM pseudo error trigger bit for error source 19" "Not generated,Generated"
|
|
bitfld.long 0x00 17. " ECMPE017 ,ECM pseudo error trigger bit for error source 18" "Not generated,Generated"
|
|
bitfld.long 0x00 16. " ECMPE016 ,ECM pseudo error trigger bit for error source 17" "Not generated,Generated"
|
|
bitfld.long 0x00 15. " ECMPE015 ,ECM pseudo error trigger bit for error source 16" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x00 14. " ECMPE014 ,ECM pseudo error trigger bit for error source 15" "Not generated,Generated"
|
|
bitfld.long 0x00 13. " ECMPE013 ,ECM pseudo error trigger bit for error source 14" "Not generated,Generated"
|
|
bitfld.long 0x00 12. " ECMPE012 ,ECM pseudo error trigger bit for error source 13" "Not generated,Generated"
|
|
bitfld.long 0x00 11. " ECMPE011 ,ECM pseudo error trigger bit for error source 12" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x00 10. " ECMPE010 ,ECM pseudo error trigger bit for error source 11" "Not generated,Generated"
|
|
bitfld.long 0x00 9. " ECMPE009 ,ECM pseudo error trigger bit for error source 10" "Not generated,Generated"
|
|
bitfld.long 0x00 8. " ECMPE008 ,ECM pseudo error trigger bit for error source 9" "Not generated,Generated"
|
|
bitfld.long 0x00 7. " ECMPE007 ,ECM pseudo error trigger bit for error source 8" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x00 6. " ECMPE006 ,ECM pseudo error trigger bit for error source 7" "Not generated,Generated"
|
|
bitfld.long 0x00 5. " ECMPE005 ,ECM pseudo error trigger bit for error source 6" "Not generated,Generated"
|
|
bitfld.long 0x00 4. " ECMPE004 ,ECM pseudo error trigger bit for error source 5" "Not generated,Generated"
|
|
bitfld.long 0x00 2. " ECMPE002 ,ECM pseudo error trigger bit for error source 3" "Not generated,Generated"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x00 1. " ECMPE001 ,ECM pseudo error trigger bit for error source 2" "Not generated,Generated"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x00 0. " ECMPE000 ,ECM pseudo error trigger bit for error source 1" "Not generated,Generated"
|
|
endif
|
|
line.long 0x04 "ECMPE1,ECM Pseudo Error Trigger Register 1"
|
|
bitfld.long 0x04 8. " ECMPE108 ,ECM pseudo error trigger bit for error source 41" "Not generated,Generated"
|
|
bitfld.long 0x04 7. " ECMPE107 ,ECM pseudo error trigger bit for error source 40" "Not generated,Generated"
|
|
bitfld.long 0x04 6. " ECMPE106 ,ECM pseudo error trigger bit for error source 39" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x04 5. " ECMPE105 ,ECM pseudo error trigger bit for error source 38" "Not generated,Generated"
|
|
bitfld.long 0x04 4. " ECMPE104 ,ECM pseudo error trigger bit for error source 37" "Not generated,Generated"
|
|
bitfld.long 0x04 3. " ECMPE103 ,ECM pseudo error trigger bit for error source 36" "Not generated,Generated"
|
|
newline
|
|
bitfld.long 0x04 2. " ECMPE102 ,ECM pseudo error trigger bit for error source 35" "Not generated,Generated"
|
|
bitfld.long 0x04 1. " ECMPE101 ,ECM pseudo error trigger bit for error source 34" "Not generated,Generated"
|
|
bitfld.long 0x04 0. " ECMPE100 ,ECM pseudo error trigger bit for error source 33" "Not generated,Generated"
|
|
line.long 0x08 "ECMPE2,ECM Pseudo Error Trigger Register 2"
|
|
bitfld.long 0x08 29. " ECMPE229 ,ECM pseudo error trigger bit for error source 94" "Not generated,Generated"
|
|
bitfld.long 0x08 28. " ECMPE228 ,ECM pseudo error trigger bit for error source 93" "Not generated,Generated"
|
|
group.byte 0xD4++0x00
|
|
line.byte 0x00 "ECMDTMCTL,ECM Delay Timer Control Register"
|
|
rbitfld.byte 0x00 4. " DTMSTACNTCLK ,Delay timer status" "Disabled,Enabled"
|
|
newline
|
|
bitfld.byte 0x00 1. " DTMSTP ,Delay timer stop bit" "Not executed/completed,Stopped"
|
|
newline
|
|
bitfld.byte 0x00 0. " DTMSTA ,Delay timer start bit" "Disabled,Enabled"
|
|
rgroup.word 0xD8++0x01
|
|
line.word 0x00 "ECMDTMR,ECM Delay Timer Register"
|
|
if (((per.l((ad:0xA007D000)+0xDC))&0x10000)==0x00)
|
|
group.long 0xDC++0x03
|
|
line.long 0x00 "ECMDTMCMP,ECM Delay Timer Compare Register"
|
|
rbitfld.long 0x00 16. " CMPW ,Compare write disable" "No,Yes"
|
|
hexmask.long.word 0x00 0.--15. 1. " ECMDTMCMP ,Delay timer compare"
|
|
else
|
|
rgroup.long 0xDC++0x03
|
|
line.long 0x00 "ECMDTMCMP,ECM Delay Timer Compare Register"
|
|
bitfld.long 0x00 16. " CMPW ,Compare write disable" "No,Yes"
|
|
hexmask.long.word 0x00 0.--15. 1. " ECMDTMCMP ,Delay timer compare"
|
|
endif
|
|
group.long 0xE0++0x1B
|
|
line.long 0x00 "ECMDTMCFG0,ECM Delay Timer Configuration Register 0"
|
|
bitfld.long 0x00 31. " ECMTE031 ,ECM delay timer start control bit for error source 32" "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " ECMTE030 ,ECM delay timer start control bit for error source 31" "Disabled,Enabled"
|
|
bitfld.long 0x00 29. " ECMTE029 ,ECM delay timer start control bit for error source 30" "Disabled,Enabled"
|
|
bitfld.long 0x00 27. " ECMTE027 ,ECM delay timer start control bit for error source 28" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 26. " ECMTE026 ,ECM delay timer start control bit for error source 27" "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " ECMTE025 ,ECM delay timer start control bit for error source 26" "Disabled,Enabled"
|
|
bitfld.long 0x00 24. " ECMTE024 ,ECM delay timer start control bit for error source 25" "Disabled,Enabled"
|
|
bitfld.long 0x00 23. " ECMTE023 ,ECM delay timer start control bit for error source 24" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 22. " ECMTE022 ,ECM delay timer start control bit for error source 23" "Disabled,Enabled"
|
|
bitfld.long 0x00 21. " ECMTE021 ,ECM delay timer start control bit for error source 22" "Disabled,Enabled"
|
|
bitfld.long 0x00 20. " ECMTE020 ,ECM delay timer start control bit for error source 21" "Disabled,Enabled"
|
|
bitfld.long 0x00 19. " ECMTE019 ,ECM delay timer start control bit for error source 20" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 18. " ECMTE018 ,ECM delay timer start control bit for error source 19" "Disabled,Enabled"
|
|
bitfld.long 0x00 17. " ECMTE017 ,ECM delay timer start control bit for error source 18" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " ECMTE016 ,ECM delay timer start control bit for error source 17" "Disabled,Enabled"
|
|
bitfld.long 0x00 15. " ECMTE015 ,ECM delay timer start control bit for error source 16" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 14. " ECMTE014 ,ECM delay timer start control bit for error source 15" "Disabled,Enabled"
|
|
bitfld.long 0x00 13. " ECMTE013 ,ECM delay timer start control bit for error source 14" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " ECMTE012 ,ECM delay timer start control bit for error source 13" "Disabled,Enabled"
|
|
bitfld.long 0x00 11. " ECMTE011 ,ECM delay timer start control bit for error source 12" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 10. " ECMTE010 ,ECM delay timer start control bit for error source 11" "Disabled,Enabled"
|
|
bitfld.long 0x00 9. " ECMTE009 ,ECM delay timer start control bit for error source 10" "Disabled,Enabled"
|
|
bitfld.long 0x00 8. " ECMTE008 ,ECM delay timer start control bit for error source 9" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " ECMTE007 ,ECM delay timer start control bit for error source 8" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x00 6. " ECMTE006 ,ECM delay timer start control bit for error source 7" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " ECMTE005 ,ECM delay timer start control bit for error source 6" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " ECMTE004 ,ECM delay timer start control bit for error source 5" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " ECMTE002 ,ECM delay timer start control bit for error source 3" "Disabled,Enabled"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x00 1. " ECMTE001 ,ECM delay timer start control bit for error source 2" "Disabled,Enabled"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x00 0. " ECMTE000 ,ECM delay timer start control bit for error source 1" "Disabled,Enabled"
|
|
endif
|
|
line.long 0x04 "ECMDTMCFG1,ECM Delay Timer Configuration Register 1"
|
|
bitfld.long 0x04 8. " ECMTE108 ,ECM delay timer start control bit for error source 41" "Disabled,Enabled"
|
|
bitfld.long 0x04 7. " ECMTE107 ,ECM delay timer start control bit for error source 40" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " ECMTE106 ,ECM delay timer start control bit for error source 39" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 5. " ECMTE105 ,ECM delay timer start control bit for error source 38" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " ECMTE104 ,ECM delay timer start control bit for error source 37" "Disabled,Enabled"
|
|
bitfld.long 0x04 3. " ECMTE103 ,ECM delay timer start control bit for error source 36" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x04 2. " ECMTE102 ,ECM delay timer start control bit for error source 35" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " ECMTE101 ,ECM delay timer start control bit for error source 34" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " ECMTE100 ,ECM delay timer start control bit for error source 33" "Disabled,Enabled"
|
|
line.long 0x08 "ECMDTMCFG2,ECM Delay Timer Configuration Register 2"
|
|
bitfld.long 0x08 28. " ECMTE228 ,ECM delay timer start control bit for error source 93" "Disabled,Enabled"
|
|
line.long 0x0C "ECMDTMCFG3,ECM Delay Timer Configuration Register 3"
|
|
bitfld.long 0x0C 31. " ECMTE331 ,ECM delay timer start control bit for error source 32" "Disabled,Enabled"
|
|
bitfld.long 0x0C 30. " ECMTE330 ,ECM delay timer start control bit for error source 31" "Disabled,Enabled"
|
|
bitfld.long 0x0C 29. " ECMTE329 ,ECM delay timer start control bit for error source 30" "Disabled,Enabled"
|
|
bitfld.long 0x0C 27. " ECMTE327 ,ECM delay timer start control bit for error source 28" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 26. " ECMTE326 ,ECM delay timer start control bit for error source 27" "Disabled,Enabled"
|
|
bitfld.long 0x0C 25. " ECMTE325 ,ECM delay timer start control bit for error source 26" "Disabled,Enabled"
|
|
bitfld.long 0x0C 24. " ECMTE324 ,ECM delay timer start control bit for error source 25" "Disabled,Enabled"
|
|
bitfld.long 0x0C 23. " ECMTE323 ,ECM delay timer start control bit for error source 24" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 22. " ECMTE322 ,ECM delay timer start control bit for error source 23" "Disabled,Enabled"
|
|
bitfld.long 0x0C 21. " ECMTE321 ,ECM delay timer start control bit for error source 22" "Disabled,Enabled"
|
|
bitfld.long 0x0C 20. " ECMTE320 ,ECM delay timer start control bit for error source 21" "Disabled,Enabled"
|
|
bitfld.long 0x0C 19. " ECMTE319 ,ECM delay timer start control bit for error source 20" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 18. " ECMTE318 ,ECM delay timer start control bit for error source 19" "Disabled,Enabled"
|
|
bitfld.long 0x0C 17. " ECMTE317 ,ECM delay timer start control bit for error source 18" "Disabled,Enabled"
|
|
bitfld.long 0x0C 16. " ECMTE316 ,ECM delay timer start control bit for error source 17" "Disabled,Enabled"
|
|
bitfld.long 0x0C 15. " ECMTE315 ,ECM delay timer start control bit for error source 16" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 14. " ECMTE314 ,ECM delay timer start control bit for error source 15" "Disabled,Enabled"
|
|
bitfld.long 0x0C 13. " ECMTE313 ,ECM delay timer start control bit for error source 14" "Disabled,Enabled"
|
|
bitfld.long 0x0C 12. " ECMTE312 ,ECM delay timer start control bit for error source 13" "Disabled,Enabled"
|
|
bitfld.long 0x0C 11. " ECMTE311 ,ECM delay timer start control bit for error source 12" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 10. " ECMTE310 ,ECM delay timer start control bit for error source 11" "Disabled,Enabled"
|
|
bitfld.long 0x0C 9. " ECMTE309 ,ECM delay timer start control bit for error source 10" "Disabled,Enabled"
|
|
bitfld.long 0x0C 8. " ECMTE308 ,ECM delay timer start control bit for error source 9" "Disabled,Enabled"
|
|
bitfld.long 0x0C 7. " ECMTE307 ,ECM delay timer start control bit for error source 8" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x0C 6. " ECMTE306 ,ECM delay timer start control bit for error source 7" "Disabled,Enabled"
|
|
bitfld.long 0x0C 5. " ECMTE305 ,ECM delay timer start control bit for error source 6" "Disabled,Enabled"
|
|
bitfld.long 0x0C 4. " ECMTE304 ,ECM delay timer start control bit for error source 5" "Disabled,Enabled"
|
|
bitfld.long 0x0C 2. " ECMTE302 ,ECM delay timer start control bit for error source 3" "Disabled,Enabled"
|
|
newline
|
|
sif (CORENAME()=="CORTEXM3")
|
|
bitfld.long 0x0C 1. " ECMTE301 ,ECM delay timer start control bit for error source 2" "Disabled,Enabled"
|
|
elif (CORENAME()=="CORTEXR4F")
|
|
bitfld.long 0x0C 0. " ECMTE300 ,ECM delay timer start control bit for error source 1" "Disabled,Enabled"
|
|
endif
|
|
line.long 0x10 "ECMDTMCFG4,ECM Delay Timer Configuration Register 4"
|
|
bitfld.long 0x10 8. " ECMTE408 ,ECM delay timer start control bit for error source 41" "Disabled,Enabled"
|
|
bitfld.long 0x10 7. " ECMTE407 ,ECM delay timer start control bit for error source 40" "Disabled,Enabled"
|
|
bitfld.long 0x10 6. " ECMTE406 ,ECM delay timer start control bit for error source 39" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x10 5. " ECMTE405 ,ECM delay timer start control bit for error source 38" "Disabled,Enabled"
|
|
bitfld.long 0x10 4. " ECMTE404 ,ECM delay timer start control bit for error source 37" "Disabled,Enabled"
|
|
bitfld.long 0x10 3. " ECMTE403 ,ECM delay timer start control bit for error source 36" "Disabled,Enabled"
|
|
newline
|
|
bitfld.long 0x10 2. " ECMTE402 ,ECM delay timer start control bit for error source 35" "Disabled,Enabled"
|
|
bitfld.long 0x10 1. " ECMTE401 ,ECM delay timer start control bit for error source 34" "Disabled,Enabled"
|
|
bitfld.long 0x10 0. " ECMTE400 ,ECM delay timer start control bit for error source 33" "Disabled,Enabled"
|
|
line.long 0x14 "ECMDTMCFG5,ECM Delay Timer Configuration Register 5"
|
|
bitfld.long 0x14 28. " ECMTE528 ,ECM delay timer start control bit for error source 93" "Disabled,Enabled"
|
|
line.long 0x18 "ECMEOCCFG,ECM Error Output Clear Disable Configuration Register"
|
|
rbitfld.long 0x18 16. " CMPW ,Compare write" "Not waiting,Waiting"
|
|
hexmask.long.word 0x18 0.--15. 1. " ECMEOUTCLRT ,Error output signal clear disabled period setting"
|
|
group.long 0x33A80++0x03
|
|
line.long 0x00 "ECMMCNT,ECM Mask Control Register"
|
|
bitfld.long 0x00 1. " MSKM ,ECM compare error mask for Master" "Not masked,Masked"
|
|
bitfld.long 0x00 0. " MSKC ,ECM compare error mask for Checker" "Not masked,Masked"
|
|
width 0x0B
|
|
tree.end
|
|
tree.open "S12ADC (12-Bit A/D Converter)"
|
|
tree "S12ADC 0"
|
|
base ad:0xA008C000
|
|
width 12.
|
|
if (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
endif
|
|
if (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word.byte 0x02 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word.byte 0x02 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
else
|
|
endif
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
else
|
|
endif
|
|
endif
|
|
if (((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
bitfld.word 0x00 14.--15. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
elif (((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
bitfld.word 0x00 14.--15. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
elif (((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
bitfld.word 0x00 14.--15. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
elif (((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
bitfld.word 0x00 0.--1. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
elif (((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
bitfld.word 0x00 0.--1. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
elif (((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
bitfld.word 0x00 0.--1. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
endif
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "ADCSR,A/D Control Register"
|
|
bitfld.word 0x00 15. " ADST ,A/D conversion start" "Stopped,Started"
|
|
bitfld.word 0x00 13.--14. " ADCS[1:0] ,Scan mode select" "Single,Group,Continuous,?..."
|
|
bitfld.word 0x00 12. " ADIE ,Scan end interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " TRGE ,Trigger start enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " EXTRG ,Trigger select" "Synchronous,Asynchronous"
|
|
bitfld.word 0x00 7. " DBLE ,Double trigger mode select" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 6. " GBADIE ,Group B scan end interrupt enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 0.--4. " DBLANS[4:0] ,Double trigger channel select" "AN000,AN001,AN002,AN003,AN004,AN005,AN006,AN007,?..."
|
|
group.word 0x04++0x01
|
|
line.word 0x00 "ADANSA0,A/D Channel Select Register A0"
|
|
bitfld.word 0x00 7. " ANSA0[7] ,A/D conversion channels select AN007" "Not selected,Selected"
|
|
bitfld.word 0x00 6. " ANSA0[6] ,A/D conversion channels select AN006" "Not selected,Selected"
|
|
bitfld.word 0x00 5. " ANSA0[5] ,A/D conversion channels select AN005" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 4. " ANSA0[4] ,A/D conversion channels select AN004" "Not selected,Selected"
|
|
bitfld.word 0x00 3. " ANSA0[3] ,A/D conversion channels select AN003" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ANSA0[2] ,A/D conversion channels select AN002" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 1. " ANSA0[1] ,A/D conversion channels select AN001" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " ANSA0[0] ,A/D conversion channels select AN000" "Not selected,Selected"
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "ADANSB0,A/D Channel Select Register B0"
|
|
bitfld.word 0x00 7. " ANSB0[7] ,A/D conversion channels select AN007" "Not selected,Selected"
|
|
bitfld.word 0x00 6. " ANSB0[6] ,A/D conversion channels select AN006" "Not selected,Selected"
|
|
bitfld.word 0x00 5. " ANSB0[5] ,A/D conversion channels select AN005" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 4. " ANSB0[4] ,A/D conversion channels select AN004" "Not selected,Selected"
|
|
bitfld.word 0x00 3. " ANSB0[3] ,A/D conversion channels select AN003" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ANSB0[2] ,A/D conversion channels select AN002" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 1. " ANSB0[1] ,A/D conversion channels select AN001" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " ANSB0[0] ,A/D conversion channels select AN000" "Not selected,Selected"
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "ADADS0,A/D-converted Value Addition/Average Mode Select Register 0"
|
|
bitfld.word 0x00 7. " ADS0[7] ,A/D-converted value addition/average channel select AN007" "Not selected,Selected"
|
|
bitfld.word 0x00 6. " ADS0[6] ,A/D-converted value addition/average channel select AN006" "Not selected,Selected"
|
|
bitfld.word 0x00 5. " ADS0[5] ,A/D-converted value addition/average channel select AN005" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 4. " ADS0[4] ,A/D-converted value addition/average channel select AN004" "Not selected,Selected"
|
|
bitfld.word 0x00 3. " ADS0[3] ,A/D-converted value addition/average channel select AN003" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ADS0[2] ,A/D-converted value addition/average channel select AN002" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 1. " ADS0[1] ,A/D-converted value addition/average channel select AN001" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " ADS0[0] ,A/D-converted value addition/average channel select AN000" "Not selected,Selected"
|
|
group.byte 0x0C++0x00
|
|
line.byte 0x00 "ADADC,A/D-Converted Value Addition/Average Count Select Register"
|
|
bitfld.byte 0x00 7. " AVEE ,Average mode enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0.--1. " ADC[1:0] ,Addition count select" "1-time (no addition),2-time (1 addition),3-time (2 additions),4-time (3 additions)"
|
|
group.word 0x0E++0x01
|
|
line.word 0x00 "ADCER,A/D Control Extended Register"
|
|
bitfld.word 0x00 15. " ADRFMT ,A/D Data register format select" "Right-alignment,Left-alignment"
|
|
bitfld.word 0x00 11. " DIAGM ,Self-diagnosis enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 10. " DIAGLD ,Self-diagnosis mode select" "Rotation,Fixed"
|
|
newline
|
|
bitfld.word 0x00 8.--9. " DIAGVAL[1:0] ,Self-diagnosis conversion voltage select" ",Selected 0V,Selected Vref/2,Selected Vref"
|
|
bitfld.word 0x00 5. " ACE ,A/D Data register automatic clearing enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 1.--2. " ADPRC[1:0] ,A/D conversion accuracy specify" "12-bit,10-bit,8-bit,?..."
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "ADSTRGR,A/D Start Trigger Select Register"
|
|
bitfld.word 0x00 8.--13. " TRSA[5:0] ,A/D conversion start trigger select for group A" "ADTRG#,TRGA0N,TRGA1N,TRGA2N,TRGA3N,TRGA4N,TRGA6N,TRGA7N,TRG0N,TRG4AN,TRG4BN,TRG4AN/TRG4BN,TRG4ABN,TRG7AN,TRG7BN,TRG7AN/TRG7BN,TRG7ABN,GTADTRA0N,GTADTRB0N,GTADTRA1N,GTADTRB1N,GTADTRA2N,GTADTRB2N,GTADTRA3N,GTADTRB3N,GTADTRA0N/GTADTRB0N,GTADTRA1N/GTADTRB1N,GTADTRA2N/GTADTRB2N,GTADTRA3N/GTADTRB3N,TMTRG0AN_0,TMTRG0AN_1,TPTRGAN,TPTRG0AN,,,,,,,,,,,,,,,,ELCTRG0N/ELCTRG1N,,,,,,,,,,,,,,,Not selected"
|
|
bitfld.word 0x00 0.--5. " TRSB[5:0] ,A/D conversion start trigger select for group B" ",TRGA0N,TRGA1N,TRGA2N,TRGA3N,TRGA4N,TRGA6N,TRGA7N,TRG0N,TRG4AN,TRG4BN,TRG4AN/TRG4BN,TRG4ABN,TRG7AN,TRG7BN,TRG7AN/TRG7BN,TRG7ABN,GTADTRA0N,GTADTRB0N,GTADTRA1N,GTADTRB1N,GTADTRA2N,GTADTRB2N,GTADTRA3N,GTADTRB3N,GTADTRA0N/GTADTRB0N,GTADTRA1N/GTADTRB1N,GTADTRA2N/GTADTRB2N,GTADTRA3N/GTADTRB3N,TMTRG0AN_0,TMTRG0AN_1,TPTRGAN,TPTRG0AN,,,,,,,,,,,,,,,,ELCTRG0N/ELCTRG1N,,,,,,,,,,,,,,,Not selected"
|
|
sif cpuis("R7S910*")
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "ADEXICR,A/D Conversion Extended Input Control Register"
|
|
bitfld.word 0x00 10. " TSSB ,Temperature sensor output A/D conversion select" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " TSSA ,Temperature sensor output A/D conversion select" "Disabled,Enabled"
|
|
bitfld.word 0x00 0. " TSSAD ,Temperature sensor output A/D converted value addition/average mode select" "Not selected,Selected"
|
|
endif
|
|
group.byte 0x60++0x00
|
|
line.byte 0x00 "ADSSTR0,A/D Sampling State Register 0"
|
|
group.byte 0x73++0x06
|
|
line.byte 0x00 "ADSSTR1,A/D Sampling State Register 1"
|
|
line.byte 0x01 "ADSSTR2,A/D Sampling State Register 2"
|
|
line.byte 0x02 "ADSSTR3,A/D Sampling State Register 3"
|
|
line.byte 0x03 "ADSSTR4,A/D Sampling State Register 4"
|
|
line.byte 0x04 "ADSSTR5,A/D Sampling State Register 5"
|
|
line.byte 0x05 "ADSSTR6,A/D Sampling State Register 6"
|
|
line.byte 0x06 "ADSSTR7,A/D Sampling State Register 7"
|
|
sif cpuis("R7S910*")
|
|
group.byte 0x70++0x01
|
|
line.byte 0x00 "ADSSTRT,A/D Sampling State Register"
|
|
endif
|
|
group.word 0x66++0x01
|
|
line.word 0x00 "ADSHCR,A/D Sample and Hold Circuit Control Register"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 11. " SHANS[3] ,AN003 Channel-dedicated sample-and-hold circuit bypass select" "Not selected,Selected"
|
|
newline
|
|
endif
|
|
bitfld.word 0x00 10. " SHANS[2] ,AN002 Channel-dedicated sample-and-hold circuit bypass select" "Not selected,Selected"
|
|
bitfld.word 0x00 9. " SHANS[1] ,AN001 Channel-dedicated sample-and-hold circuit bypass select" "Not selected,Selected"
|
|
bitfld.word 0x00 8. " SHANS[0] ,AN000 Channel-dedicated sample-and-hold circuit bypass select" "Not selected,Selected"
|
|
newline
|
|
hexmask.word.byte 0x00 0.--7. 1. " SSTSH[7:0] ,Channel-dedicated sample-and-hold circuit sampling time setting"
|
|
group.byte 0x7A++0x00
|
|
line.byte 0x00 "ADDISCR,A/D Disconnection Detection Control Register"
|
|
bitfld.byte 0x00 4. " ADNDIS[4] ,Disconnection detection assist function discharge select" "Discharge,Precharge"
|
|
bitfld.byte 0x00 0.--3. " ADNDIS[3:0] ,Disconnection detection assist setting" "Disabled,,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
if ((per.w(ad:0xA008C000+0x80)&0x01)==0x01)
|
|
group.word 0x80++0x01
|
|
line.word 0x00 "ADGSPCR,A/D Group Scan Priority Control Register"
|
|
bitfld.word 0x00 15. " GBRP ,Group B single scan continuous start" "Not continuous,Continuous"
|
|
bitfld.word 0x00 1. " GBRSCN ,Group B restart setting" "Not restarted,Restarted"
|
|
bitfld.word 0x00 0. " PGS ,Group-A priority control setting" "Without group A,With group A"
|
|
else
|
|
group.word 0x80++0x01
|
|
line.word 0x00 "ADGSPCR,A/D Group Scan Priority Control Register"
|
|
bitfld.word 0x00 0. " PGS ,Group-A priority control setting" "Without group A,With group A"
|
|
endif
|
|
group.byte 0x90++0x00
|
|
line.byte 0x00 "ADCMPCR,A/D Compare Control Register"
|
|
bitfld.byte 0x00 7. " CMPIE ,Compare interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " WCMPE ,Window function" "Disabled,Enabled"
|
|
group.word 0x94++0x01
|
|
line.word 0x00 "ADCMPANSR0,A/D Compare channel select Register 0"
|
|
bitfld.word 0x00 7. " CMPS0[7] ,Compare channel select AN007" "Not selected,Selected"
|
|
bitfld.word 0x00 6. " CMPS0[6] ,Compare channel select AN006" "Not selected,Selected"
|
|
bitfld.word 0x00 5. " CMPS0[5] ,Compare channel select AN005" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 4. " CMPS0[4] ,Compare channel select AN004" "Not selected,Selected"
|
|
bitfld.word 0x00 3. " CMPS0[3] ,Compare channel select AN003" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " CMPS0[2] ,Compare channel select AN002" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 1. " CMPS0[1] ,Compare channel select AN001" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " CMPS0[0] ,Compare channel select AN000" "Not selected,Selected"
|
|
sif cpuis("R7S910*")
|
|
group.byte 0x92++0x00
|
|
line.byte 0x00 "ADCMPANSER,A/D Compare Channel Select Extended Register"
|
|
bitfld.byte 0x00 0. " CMPSTS ,Temperature sensor output compare select" "Not selected,Selected"
|
|
endif
|
|
if ((per.b(ad:0xA008C000+0x90)&0x40)==0x00)
|
|
group.word 0x98++0x01
|
|
line.word 0x00 "ADCMPLR0,A/D Compare Level Register 0"
|
|
bitfld.word 0x00 7. " CMPL0[7] ,Compare level select AN007" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 6. " CMPL0[6] ,Compare level select AN006" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 5. " CMPL0[5] ,Compare level select AN005" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
newline
|
|
bitfld.word 0x00 4. " CMPL0[4] ,Compare level select AN004" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 3. " CMPL0[3] ,Compare level select AN003" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 2. " CMPL0[2] ,Compare level select AN002" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
newline
|
|
bitfld.word 0x00 1. " CMPL0[1] ,Compare level select AN001" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 0. " CMPL0[0] ,Compare level select AN000" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
sif cpuis("R7S910*")
|
|
group.byte 0x93++0x00
|
|
line.byte 0x00 "ADCMPLER,A/D Compare Level Extended Register"
|
|
bitfld.byte 0x00 0. " CMPLTS ,Temperature sensor output compare select" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
endif
|
|
else
|
|
group.word 0x98++0x01
|
|
line.word 0x00 "ADCMPLR0,A/D Compare Level Register 0"
|
|
bitfld.word 0x00 7. " CMPL0[7] ,Compare level select AN007" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 6. " CMPL0[6] ,Compare level select AN006" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 5. " CMPL0[5] ,Compare level select AN005" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
newline
|
|
bitfld.word 0x00 4. " CMPL0[4] ,Compare level select AN004" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 3. " CMPL0[3] ,Compare level select AN003" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 2. " CMPL0[2] ,Compare level select AN002" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
newline
|
|
bitfld.word 0x00 1. " CMPL0[1] ,Compare level select AN001" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 0. " CMPL0[0] ,Compare level select AN000" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
sif cpuis("R7S910*")
|
|
group.byte 0x93++0x00
|
|
line.byte 0x00 "ADCMPLER,A/D Compare Level Extended Register"
|
|
bitfld.byte 0x00 0. " CMPLTS ,Temperature Sensor Output Compare Select" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
endif
|
|
endif
|
|
if (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " CMPD[11:0] ,12-bit reference value right shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--11. 1. " CMPD[11:0] ,12-bit reference value right shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " CMPD[9:0] ,10-bit reference value right shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--9. 1. " CMPD[9:0] ,10-bit reference value right shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word.byte 0x00 0.--7. 1. " CMPD[7:0] ,8-bit reference value right shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word.byte 0x02 0.--7. 1. " CMPD[7:0] ,8-bit reference value right shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " CMPD[11:0] ,12-bit reference value left shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 4.--15. 0x10 " CMPD[11:0] ,12-bit reference value left shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " CMPD[9:0] ,10-bit reference value left shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 6.--15. 0x40 " CMPD[9:0] ,10-bit reference value left shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word.byte 0x00 8.--15. 1. " CMPD[7:0] ,8-bit reference value left shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word.byte 0x02 8.--15. 1. " CMPD[7:0] ,8-bit reference value left shifted"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--13. 1. " CMPD[13:0] ,14-bit reference value right shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--13. 1. " CMPD[13:0] ,14-bit reference value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " CMPD[11:0] ,12-bit reference value right shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--11. 1. " CMPD[11:0] ,12-bit reference value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " CMPD[9:0] ,10-bit reference value right shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--9. 1. " CMPD[9:0] ,10-bit reference value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 2.--15. 0x04 " CMPD[13:0] ,14-bit reference value left shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 2.--15. 0x04 " CMPD[13:0] ,14-bit reference value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " CMPD[11:0] ,12-bit reference value left shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 4.--15. 0x10 " CMPD[11:0] ,12-bit reference value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C000+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C000+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C000+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " CMPD[9:0] ,10-bit reference value left shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 6.--15. 0x40 " CMPD[9:0] ,10-bit reference value left shifted addition mode"
|
|
endif
|
|
group.word 0xA0++0x01
|
|
line.word 0x00 "ADCMPSR0,A/D Compare Status Register 0"
|
|
bitfld.word 0x00 7. " CMPF0[7] ,Compare flag AN007" "Not set,Set"
|
|
bitfld.word 0x00 6. " CMPF0[6] ,Compare flag AN006" "Not set,Set"
|
|
bitfld.word 0x00 5. " CMPF0[5] ,Compare flag AN005" "Not set,Set"
|
|
newline
|
|
bitfld.word 0x00 4. " CMPF0[4] ,Compare flag AN004" "Not set,Set"
|
|
bitfld.word 0x00 3. " CMPF0[3] ,Compare flag AN003" "Not set,Set"
|
|
bitfld.word 0x00 2. " CMPF0[2] ,Compare flag AN002" "Not set,Set"
|
|
newline
|
|
bitfld.word 0x00 1. " CMPF0[1] ,Compare flag AN001" "Not set,Set"
|
|
bitfld.word 0x00 0. " CMPF0[0] ,Compare flag AN000" "Not set,Set"
|
|
sif cpuis("R7S910*")
|
|
group.word 0xA4++0x01
|
|
line.word 0x00 "ADCMPSER,A/D Compare Status Extended Register"
|
|
bitfld.word 0x00 0. " CMPFTS ,Temperature sensor output compare flag" "Not set,Set"
|
|
endif
|
|
sif cpuis("R7S910*")
|
|
group.byte 0xC8++0x00
|
|
line.byte 0x00 "ADTDCR,A/D Pin-Level Self-Diagnosis Control Register"
|
|
bitfld.byte 0x00 7. " TDE ,Pin-level self-diagnosis enable" "Enabled,Disabled"
|
|
bitfld.byte 0x00 0.--1. " TDLV ,Pin-level self-diagnosis level select" "Discharged to AVSS/Charged to AVCC,Charged to AVCC/Discharged to AVSS,Discharged to AVSS/Charged to AVCx1/2,Charged to AVCx1/2/Discharged to AVSS"
|
|
group.byte 0xCA++0x00
|
|
line.byte 0x00 "ADERCR,A/D Error Control Register"
|
|
bitfld.byte 0x00 2. " OWEIE ,Overwrite error interrupt enable" "Disabled,Enabled"
|
|
wgroup.byte 0xCB++0x00
|
|
line.byte 0x00 "ADERCLR,A/D Error Clear Register"
|
|
bitfld.byte 0x00 2. " OWEC ,Overwrite error clear" "Disables,Enables"
|
|
rgroup.word 0xD2++0x01
|
|
line.word 0x00 "ADOWER,A/D Overwrite Error Register"
|
|
bitfld.word 0x00 7. " OWE[7] ,Overwrite error 7" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 6. " OWE[6] ,Overwrite error 6" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 5. " OWE[5] ,Overwrite error 5" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 4. " OWE[4] ,Overwrite error 4" "Not Occurred,Occurred"
|
|
newline
|
|
bitfld.word 0x00 3. " OWE[3] ,Overwrite error 3" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 2. " OWE[2] ,Overwrite error 2" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 1. " OWE[1] ,Overwrite error 1" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 0. " OWE[0] ,Overwrite error 0" "Not Occurred,Occurred"
|
|
rgroup.word 0xD6++0x01
|
|
line.word 0x00 "ADOWEER,A/D overwrite error Extended register"
|
|
bitfld.word 0x00 4. " DBOWE ,A/D data duplication register B overwrite error" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 3. " DAOWE ,A/D data duplication register A overwrite error" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 2. " DOWE ,A/D data duplication register overwrite error" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 1. " DIAGOWE ,A/D self-diagnosis data register overwrite error" "Not Occurred,Occurred"
|
|
newline
|
|
bitfld.word 0x00 0. " TSOWE ,A/D temperature sensor data register overwrite error" "Not Occurred,Occurred"
|
|
endif
|
|
width 0xB
|
|
tree.end
|
|
tree "S12ADC 1"
|
|
base ad:0xA008C400
|
|
width 12.
|
|
sif cpuis("R7S910*")
|
|
if (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
endif
|
|
else
|
|
if (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word (0x20+0x0)++0x01
|
|
line.word 0x00 "ADDR0,A/D Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x2)++0x01
|
|
line.word 0x00 "ADDR1,A/D Data Register 1"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x4)++0x01
|
|
line.word 0x00 "ADDR2,A/D Data Register 2"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x6)++0x01
|
|
line.word 0x00 "ADDR3,A/D Data Register 3"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x8)++0x01
|
|
line.word 0x00 "ADDR4,A/D Data Register 4"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xA)++0x01
|
|
line.word 0x00 "ADDR5,A/D Data Register 5"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xC)++0x01
|
|
line.word 0x00 "ADDR6,A/D Data Register 6"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0xE)++0x01
|
|
line.word 0x00 "ADDR7,A/D Data Register 7"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x10)++0x01
|
|
line.word 0x00 "ADDR8,A/D Data Register 8"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x12)++0x01
|
|
line.word 0x00 "ADDR9,A/D Data Register 9"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x14)++0x01
|
|
line.word 0x00 "ADDR10,A/D Data Register 10"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x16)++0x01
|
|
line.word 0x00 "ADDR11,A/D Data Register 11"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x18)++0x01
|
|
line.word 0x00 "ADDR12,A/D Data Register 12"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1A)++0x01
|
|
line.word 0x00 "ADDR13,A/D Data Register 13"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1C)++0x01
|
|
line.word 0x00 "ADDR14,A/D Data Register 14"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x1E)++0x01
|
|
line.word 0x00 "ADDR15,A/D Data Register 15"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x20)++0x01
|
|
line.word 0x00 "ADDR16,A/D Data Register 16"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x22)++0x01
|
|
line.word 0x00 "ADDR17,A/D Data Register 17"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x24)++0x01
|
|
line.word 0x00 "ADDR18,A/D Data Register 18"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x26)++0x01
|
|
line.word 0x00 "ADDR19,A/D Data Register 19"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word (0x20+0x28)++0x01
|
|
line.word 0x00 "ADDR20,A/D Data Register 20"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
endif
|
|
endif
|
|
if (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word.byte 0x02 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word.byte 0x02 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word.byte 0x02 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word.byte 0x02 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 0.--13. 1. " AD[13:0] ,14-bit A/D-converted value right shifted addition mode"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted addition mode"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted addition mode"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 2.--15. 0x04 " AD[13:0] ,14-bit A/D-converted value left shifted addition mode"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted addition mode"
|
|
endif
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x18++0x01
|
|
line.word 0x00 "ADDBLDR,A/D Data Duplication Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
rgroup.word 0x84++0x03
|
|
line.word 0x00 "ADDBLDRA,A/D Data Duplication Register A"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADDBLDRB,A/D Data Duplication Register B"
|
|
hexmask.word 0x02 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
sif cpuis("R7S910*")
|
|
else
|
|
rgroup.word 0x1A++0x03
|
|
line.word 0x00 "ADTSDR,A/D Temperature Sensor Data Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
line.word 0x02 "ADOCDR,A/D Internal Reference Voltage Data Register"
|
|
hexmask.word 0x02 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted addition mode"
|
|
endif
|
|
endif
|
|
if (((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
bitfld.word 0x00 14.--15. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
hexmask.word 0x00 0.--11. 1. " AD[11:0] ,12-bit A/D-converted value right shifted"
|
|
elif (((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
bitfld.word 0x00 14.--15. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
hexmask.word 0x00 0.--9. 1. " AD[9:0] ,10-bit A/D-converted value right shifted"
|
|
elif (((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
bitfld.word 0x00 14.--15. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
hexmask.word.byte 0x00 0.--7. 1. " AD[7:0] ,8-bit A/D-converted value right shifted"
|
|
elif (((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
hexmask.word 0x00 4.--15. 0x10 " AD[11:0] ,12-bit A/D-converted value left shifted"
|
|
bitfld.word 0x00 0.--1. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
elif (((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
hexmask.word 0x00 6.--15. 0x40 " AD[9:0] ,10-bit A/D-converted value left shifted"
|
|
bitfld.word 0x00 0.--1. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
elif (((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
rgroup.word 0x1E++0x01
|
|
line.word 0x00 "ADRD,A/D Self-Diagnosis Data Register"
|
|
hexmask.word.byte 0x00 8.--15. 1. " AD[7:0] ,8-bit A/D-converted value left shifted"
|
|
bitfld.word 0x00 0.--1. " DIAGST[1:0] ,Self-diagnosis status" "Not executed,Executed 0V,Executed Vref/2,Executed Vref"
|
|
endif
|
|
group.word 0x00++0x01
|
|
line.word 0x00 "ADCSR,A/D Control Register"
|
|
bitfld.word 0x00 15. " ADST ,A/D conversion start" "Stopped,Started"
|
|
bitfld.word 0x00 13.--14. " ADCS[1:0] ,Scan mode select" "Single,Group,Continuous,?..."
|
|
bitfld.word 0x00 12. " ADIE ,Scan end interrupt enable" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 9. " TRGE ,Trigger start enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " EXTRG ,Trigger select" "Synchronous,Asynchronous"
|
|
bitfld.word 0x00 7. " DBLE ,Double trigger mode select" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 6. " GBADIE ,Group B scan end interrupt enable" "Disabled,Enabled"
|
|
sif cpuis("R7S910*")
|
|
bitfld.word 0x00 0.--4. " DBLANS[4:0] ,Double trigger channel select" "AN100,AN101,AN102,AN103,AN104,AN105,AN106,AN107,AN108,AN109,AN110,AN111,AN112,AN113,AN114,AN115,?..."
|
|
else
|
|
bitfld.word 0x00 0.--4. " DBLANS[4:0] ,Double trigger channel select" "AN100,AN101,AN102,AN103,AN104,AN105,AN106,AN107,AN108,AN109,AN110,AN111,AN112,AN113,AN114,AN115,AN116,AN117,AN118,AN119,AN120,?..."
|
|
endif
|
|
group.word 0x04++0x03
|
|
line.word 0x00 "ADANSA0,A/D Channel Select Register A0"
|
|
bitfld.word 0x00 15. " ANSA0[15] ,A/D conversion channels select AN115" "Not selected,Selected"
|
|
bitfld.word 0x00 14. " ANSA0[14] ,A/D conversion channels select AN114" "Not selected,Selected"
|
|
bitfld.word 0x00 13. " ANSA0[13] ,A/D conversion channels select AN113" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 12. " ANSA0[12] ,A/D conversion channels select AN112" "Not selected,Selected"
|
|
bitfld.word 0x00 11. " ANSA0[11] ,A/D conversion channels select AN111" "Not selected,Selected"
|
|
bitfld.word 0x00 10. " ANSA0[10] ,A/D conversion channels select AN110" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 9. " ANSA0[9] ,A/D conversion channels select AN109" "Not selected,Selected"
|
|
bitfld.word 0x00 8. " ANSA0[8] ,A/D conversion channels select AN108" "Not selected,Selected"
|
|
bitfld.word 0x00 7. " ANSA0[7] ,A/D conversion channels select AN107" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 6. " ANSA0[6] ,A/D conversion channels select AN106" "Not selected,Selected"
|
|
bitfld.word 0x00 5. " ANSA0[5] ,A/D conversion channels select AN105" "Not selected,Selected"
|
|
bitfld.word 0x00 4. " ANSA0[4] ,A/D conversion channels select AN104" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 3. " ANSA0[3] ,A/D conversion channels select AN103" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ANSA0[2] ,A/D conversion channels select AN102" "Not selected,Selected"
|
|
bitfld.word 0x00 1. " ANSA0[1] ,A/D conversion channels select AN101" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 0. " ANSA0[0] ,A/D conversion channels select AN100" "Not selected,Selected"
|
|
sif !cpuis("R7S910*")
|
|
group.word 0x06++0x01
|
|
line.word 0x00 "ADANSA1,A/D Channel Select Register A1"
|
|
bitfld.word 0x00 4. " ANSA1[4] ,A/D conversion channels select AN120" "Not selected,Selected"
|
|
bitfld.word 0x00 3. " ANSA1[3] ,A/D conversion channels select AN119" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ANSA1[2] ,A/D conversion channels select AN118" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 1. " ANSA1[1] ,A/D conversion channels select AN117" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " ANSA1[0] ,A/D conversion channels select AN116" "Not selected,Selected"
|
|
endif
|
|
group.word 0x14++0x01
|
|
line.word 0x00 "ADANSB0,A/D Channel Select Register B0"
|
|
bitfld.word 0x00 15. " ANSB0[15] ,A/D conversion channels select AN115" "Not selected,Selected"
|
|
bitfld.word 0x00 14. " ANSB0[14] ,A/D conversion channels select AN114" "Not selected,Selected"
|
|
bitfld.word 0x00 13. " ANSB0[13] ,A/D conversion channels select AN113" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 12. " ANSB0[12] ,A/D conversion channels select AN112" "Not selected,Selected"
|
|
bitfld.word 0x00 11. " ANSB0[11] ,A/D conversion channels select AN111" "Not selected,Selected"
|
|
bitfld.word 0x00 10. " ANSB0[10] ,A/D conversion channels select AN110" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 9. " ANSB0[9] ,A/D conversion channels select AN109" "Not selected,Selected"
|
|
bitfld.word 0x00 8. " ANSB0[8] ,A/D conversion channels select AN108" "Not selected,Selected"
|
|
bitfld.word 0x00 7. " ANSB0[7] ,A/D conversion channels select AN107" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 6. " ANSB0[6] ,A/D conversion channels select AN106" "Not selected,Selected"
|
|
bitfld.word 0x00 5. " ANSB0[5] ,A/D conversion channels select AN105" "Not selected,Selected"
|
|
bitfld.word 0x00 4. " ANSB0[4] ,A/D conversion channels select AN104" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 3. " ANSB0[3] ,A/D conversion channels select AN103" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ANSB0[2] ,A/D conversion channels select AN102" "Not selected,Selected"
|
|
bitfld.word 0x00 1. " ANSB0[1] ,A/D conversion channels select AN101" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 0. " ANSB0[0] ,A/D conversion channels select AN100" "Not selected,Selected"
|
|
sif !cpuis("R7S910*")
|
|
group.word 0x16++0x01
|
|
line.word 0x00 "ADANSB1,A/D Channel Select Register B1"
|
|
bitfld.word 0x00 4. " ANSB1[4] ,A/D conversion channels select AN120" "Not selected,Selected"
|
|
bitfld.word 0x00 3. " ANSB1[3] ,A/D conversion channels select AN119" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ANSB1[2] ,A/D conversion channels select AN118" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 1. " ANSB1[1] ,A/D conversion channels select AN117" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " ANSB1[0] ,A/D conversion channels select AN116" "Not selected,Selected"
|
|
endif
|
|
group.word 0x08++0x01
|
|
line.word 0x00 "ADADS0,A/D-converted Value Addition/Average Mode Select Register 0"
|
|
bitfld.word 0x00 15. " ADS0[15] ,A/D-converted value addition/average channel select AN115" "Not selected,Selected"
|
|
bitfld.word 0x00 14. " ADS0[14] ,A/D-converted value addition/average channel select AN114" "Not selected,Selected"
|
|
bitfld.word 0x00 13. " ADS0[13] ,A/D-converted value addition/average channel select AN113" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 12. " ADS0[12] ,A/D-converted value addition/average channel select AN112" "Not selected,Selected"
|
|
bitfld.word 0x00 11. " ADS0[11] ,A/D-converted value addition/average channel select AN111" "Not selected,Selected"
|
|
bitfld.word 0x00 10. " ADS0[10] ,A/D-converted value addition/average channel select AN110" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 9. " ADS0[9] ,A/D-converted value addition/average channel select AN109" "Not selected,Selected"
|
|
bitfld.word 0x00 8. " ADS0[8] ,A/D-converted value addition/average channel select AN108" "Not selected,Selected"
|
|
bitfld.word 0x00 7. " ADS0[7] ,A/D-converted value addition/average channel select AN107" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 6. " ADS0[6] ,A/D-converted value addition/average channel select AN106" "Not selected,Selected"
|
|
bitfld.word 0x00 5. " ADS0[5] ,A/D-converted value addition/average channel select AN105" "Not selected,Selected"
|
|
bitfld.word 0x00 4. " ADS0[4] ,A/D-converted value addition/average channel select AN104" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 3. " ADS0[3] ,A/D-converted value addition/average channel select AN103" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ADS0[2] ,A/D-converted value addition/average channel select AN102" "Not selected,Selected"
|
|
bitfld.word 0x00 1. " ADS0[1] ,A/D-converted value addition/average channel select AN101" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 0. " ADS0[0] ,A/D-converted value addition/average channel select AN100" "Not selected,Selected"
|
|
sif !cpuis("R7S910*")
|
|
group.word 0x0A++0x01
|
|
line.word 0x00 "ADADS1,A/D-converted Value Addition/Average Mode Select Register 1"
|
|
bitfld.word 0x00 4. " ADS1[4] ,A/D-converted value addition/average channel select AN120" "Not selected,Selected"
|
|
bitfld.word 0x00 3. " ADS1[3] ,A/D-converted value addition/average channel select AN119" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " ADS1[2] ,A/D-converted value addition/average channel select AN118" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 1. " ADS1[1] ,A/D-converted value addition/average channel select AN117" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " ADS1[0] ,A/D-converted value addition/average channel select AN116" "Not selected,Selected"
|
|
endif
|
|
group.byte 0x0C++0x00
|
|
line.byte 0x00 "ADADC,A/D-Converted Value Addition/Average Count Select Register"
|
|
bitfld.byte 0x00 7. " AVEE ,Average mode enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 0.--1. " ADC[1:0] ,Addition count select" "1-time (no addition),2-time (1 addition),3-time (2 additions),4-time (3 additions)"
|
|
group.word 0x0E++0x01
|
|
line.word 0x00 "ADCER,A/D Control Extended Register"
|
|
bitfld.word 0x00 15. " ADRFMT ,A/D Data register format select" "Right-alignment,Left-alignment"
|
|
bitfld.word 0x00 11. " DIAGM ,Self-diagnosis enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 10. " DIAGLD ,Self-diagnosis mode select" "Rotation,Fixed"
|
|
newline
|
|
bitfld.word 0x00 8.--9. " DIAGVAL[1:0] ,Self-diagnosis conversion voltage select" ",Selected 0V,Selected Vref/2,Selected Vref"
|
|
bitfld.word 0x00 5. " ACE ,A/D Data register automatic clearing enable" "Disabled,Enabled"
|
|
bitfld.word 0x00 1.--2. " ADPRC[1:0] ,A/D conversion accuracy specify" "12-bit,10-bit,8-bit,?..."
|
|
group.word 0x10++0x01
|
|
line.word 0x00 "ADSTRGR,A/D Start Trigger Select Register"
|
|
bitfld.word 0x00 8.--13. " TRSA[5:0] ,A/D conversion start trigger select for group A" "ADTRG#,TRGA0N,TRGA1N,TRGA2N,TRGA3N,TRGA4N,TRGA6N,TRGA7N,TRG0N,TRG4AN,TRG4BN,TRG4AN/TRG4BN,TRG4ABN,TRG7AN,TRG7BN,TRG7AN/TRG7BN,TRG7ABN,GTADTRA0N,GTADTRB0N,GTADTRA1N,GTADTRB1N,GTADTRA2N,GTADTRB2N,GTADTRA3N,GTADTRB3N,GTADTRA0N/GTADTRB0N,GTADTRA1N/GTADTRB1N,GTADTRA2N/GTADTRB2N,GTADTRA3N/GTADTRB3N,TMTRG0AN_0,TMTRG0AN_1,TPTRGAN,TPTRG0AN,,,,,,,,,,,,,,,,ELCTRG0N/ELCTRG1N,,,,,,,,,,,,,,,Not selected"
|
|
bitfld.word 0x00 0.--5. " TRSB[5:0] ,A/D conversion start trigger select for group B" ",TRGA0N,TRGA1N,TRGA2N,TRGA3N,TRGA4N,TRGA6N,TRGA7N,TRG0N,TRG4AN,TRG4BN,TRG4AN/TRG4BN,TRG4ABN,TRG7AN,TRG7BN,TRG7AN/TRG7BN,TRG7ABN,GTADTRA0N,GTADTRB0N,GTADTRA1N,GTADTRB1N,GTADTRA2N,GTADTRB2N,GTADTRA3N,GTADTRB3N,GTADTRA0N/GTADTRB0N,GTADTRA1N/GTADTRB1N,GTADTRA2N/GTADTRB2N,GTADTRA3N/GTADTRB3N,TMTRG0AN_0,TMTRG0AN_1,TPTRGAN,TPTRG0AN,,,,,,,,,,,,,,,,ELCTRG0N/ELCTRG1N,,,,,,,,,,,,,,,Not selected"
|
|
sif cpuis("R7S910*")
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "ADEXICR,A/D Conversion Extended Input Control Register"
|
|
bitfld.word 0x00 15. " EXOEN ,Extended analog output control" "Disabled,Enabled"
|
|
bitfld.word 0x00 13.--14. " EXSEL[1:0] ,Extended analog input select" "ANn,ANEX1,?..."
|
|
else
|
|
group.word 0x12++0x01
|
|
line.word 0x00 "ADEXICR,A/D Conversion Extended Input Control Register"
|
|
bitfld.word 0x00 15. " EXOEN ,Extended analog output control" "Disabled,Enabled"
|
|
bitfld.word 0x00 13.--14. " EXSEL[1:0] ,Extended analog input select" "ANn,ANEX1,?..."
|
|
bitfld.word 0x00 11. " OCSB ,Internal reference voltage A/D conversion select" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 10. " TSSB ,Temperature sensor output A/D conversion select" "Disabled,Enabled"
|
|
bitfld.word 0x00 9. " OCSA ,Internal reference voltage A/D conversion select" "Disabled,Enabled"
|
|
bitfld.word 0x00 8. " TSSA ,Temperature sensor output A/D conversion select" "Disabled,Enabled"
|
|
newline
|
|
bitfld.word 0x00 1. " OCSAD ,Internal reference voltage A/D converted value addition/average mode select" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " TSSAD ,Temperature sensor output A/D converted Value addition/average mode select" "Not selected,Selected"
|
|
endif
|
|
group.byte 0x60++0x00
|
|
line.byte 0x00 "ADSSTR0,A/D Sampling State Register 0"
|
|
group.byte 0x73++0x06
|
|
line.byte 0x00 "ADSSTR1,A/D Sampling State Register 1"
|
|
line.byte 0x01 "ADSSTR2,A/D Sampling State Register 2"
|
|
line.byte 0x02 "ADSSTR3,A/D Sampling State Register 3"
|
|
line.byte 0x03 "ADSSTR4,A/D Sampling State Register 4"
|
|
line.byte 0x04 "ADSSTR5,A/D Sampling State Register 5"
|
|
line.byte 0x05 "ADSSTR6,A/D Sampling State Register 6"
|
|
line.byte 0x06 "ADSSTR7,A/D Sampling State Register 7"
|
|
group.byte 0x61++0x00
|
|
line.byte 0x00 "ADSSTRL,A/D Sampling State Register"
|
|
sif !cpuis("R7S910*")
|
|
group.byte 0x70++0x01
|
|
line.byte 0x00 "ADSSTRT,A/D Sampling State Register"
|
|
line.byte 0x01 "ADSSTRO,A/D Sampling State Register"
|
|
endif
|
|
group.byte 0x7A++0x00
|
|
line.byte 0x00 "ADDISCR,A/D Disconnection Detection Control Register"
|
|
bitfld.byte 0x00 4. " ADNDIS[4] ,Disconnection detection assist function discharge select" "Discharge,Precharge"
|
|
bitfld.byte 0x00 0.--3. " ADNDIS[3:0] ,Disconnection detection assist setting" "Disabled,,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
if ((per.w(ad:0xA008C400+0x80)&0x01)==0x01)
|
|
group.word 0x80++0x01
|
|
line.word 0x00 "ADGSPCR,A/D Group Scan Priority Control Register"
|
|
bitfld.word 0x00 15. " GBRP ,Group B single scan continuous start" "Not continuous,Continuous"
|
|
bitfld.word 0x00 1. " GBRSCN ,Group B restart setting" "Not restarted,Restarted"
|
|
bitfld.word 0x00 0. " PGS ,Group-A priority control setting" "Without group A,With group A"
|
|
else
|
|
group.word 0x80++0x01
|
|
line.word 0x00 "ADGSPCR,A/D Group Scan Priority Control Register"
|
|
bitfld.word 0x00 0. " PGS ,Group-A priority control setting" "Without group A,With group A"
|
|
endif
|
|
group.byte 0x90++0x00
|
|
line.byte 0x00 "ADCMPCR,A/D Compare Control Register"
|
|
bitfld.byte 0x00 7. " CMPIE ,Compare interrupt enable" "Disabled,Enabled"
|
|
bitfld.byte 0x00 6. " WCMPE ,Window function" "Disabled,Enabled"
|
|
group.word 0x94++0x01
|
|
line.word 0x00 "ADCMPANSR0,A/D Compare channel select Register 0"
|
|
bitfld.word 0x00 15. " CMPS0[15] ,Compare channel select AN115" "Not selected,Selected"
|
|
bitfld.word 0x00 14. " CMPS0[14] ,Compare channel select AN114" "Not selected,Selected"
|
|
bitfld.word 0x00 13. " CMPS0[13] ,Compare channel select AN113" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 12. " CMPS0[12] ,Compare channel select AN112" "Not selected,Selected"
|
|
bitfld.word 0x00 11. " CMPS0[11] ,Compare channel select AN111" "Not selected,Selected"
|
|
bitfld.word 0x00 10. " CMPS0[10] ,Compare channel select AN110" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 9. " CMPS0[9] ,Compare channel select AN109" "Not selected,Selected"
|
|
bitfld.word 0x00 8. " CMPS0[8] ,Compare channel select AN108" "Not selected,Selected"
|
|
bitfld.word 0x00 7. " CMPS0[7] ,Compare channel select AN107" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 6. " CMPS0[6] ,Compare channel select AN106" "Not selected,Selected"
|
|
bitfld.word 0x00 5. " CMPS0[5] ,Compare channel select AN105" "Not selected,Selected"
|
|
bitfld.word 0x00 4. " CMPS0[4] ,Compare channel select AN104" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 3. " CMPS0[3] ,Compare channel select AN103" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " CMPS0[2] ,Compare channel select AN102" "Not selected,Selected"
|
|
bitfld.word 0x00 1. " CMPS0[1] ,Compare channel select AN101" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 0. " CMPS0[0] ,Compare channel select AN100" "Not selected,Selected"
|
|
sif !cpuis("R7S910*")
|
|
group.word 0x96++0x01
|
|
line.word 0x00 "ADCMPANSR1,A/D Compare channel select Register 1"
|
|
bitfld.word 0x00 4. " CMPS1[4] ,Compare channel select AN120" "Not selected,Selected"
|
|
bitfld.word 0x00 3. " CMPS1[3] ,Compare channel select AN119" "Not selected,Selected"
|
|
bitfld.word 0x00 2. " CMPS1[2] ,Compare channel select AN118" "Not selected,Selected"
|
|
newline
|
|
bitfld.word 0x00 1. " CMPS1[1] ,Compare channel select AN117" "Not selected,Selected"
|
|
bitfld.word 0x00 0. " CMPS1[0] ,Compare channel select AN116" "Not selected,Selected"
|
|
endif
|
|
sif !cpuis("R7S910*")
|
|
group.byte 0x92++0x00
|
|
line.byte 0x00 "ADCMPANSER,A/D Compare Channel Select Extended Register"
|
|
bitfld.byte 0x00 1. " CMPSOC ,Internal reference voltage compare select" "Not selected,Selected"
|
|
bitfld.byte 0x00 0. " CMPSTS ,Temperature sensor output compare select" "Not selected,Selected"
|
|
endif
|
|
if ((per.b(ad:0xA008C400+0x90)&0x40)==0x00)
|
|
group.word 0x98++0x01
|
|
line.word 0x00 "ADCMPLR0,A/D Compare Level Register 0"
|
|
bitfld.word 0x00 15. " CMPL0[15] ,Compare level select AN115" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 14. " CMPL0[14] ,Compare level select AN114" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 13. " CMPL0[13] ,Compare level select AN113" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
newline
|
|
bitfld.word 0x00 12. " CMPL0[12] ,Compare level select AN112" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 11. " CMPL0[11] ,Compare level select AN111" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 10. " CMPL0[10] ,Compare level select AN110" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
newline
|
|
bitfld.word 0x00 9. " CMPL0[9] ,Compare level select AN109" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 8. " CMPL0[8] ,Compare level select AN108" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 7. " CMPL0[7] ,Compare level select AN107" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
newline
|
|
bitfld.word 0x00 6. " CMPL0[6] ,Compare level select AN106" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 5. " CMPL0[5] ,Compare level select AN105" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 4. " CMPL0[4] ,Compare level select AN104" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
newline
|
|
bitfld.word 0x00 3. " CMPL0[3] ,Compare level select AN103" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 2. " CMPL0[2] ,Compare level select AN102" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 1. " CMPL0[1] ,Compare level select AN101" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
newline
|
|
bitfld.word 0x00 0. " CMPL0[0] ,Compare level select AN100" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
sif !cpuis("R7S910*")
|
|
group.word 0x9A++0x01
|
|
line.word 0x00 "ADCMPLR1,A/D Compare Level Register 1"
|
|
bitfld.word 0x00 4. " CMPL1[4] ,Compare level select AN120" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 3. " CMPL1[3] ,Compare level select AN119" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 2. " CMPL1[2] ,Compare level select AN118" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
newline
|
|
bitfld.word 0x00 1. " CMPL1[1] ,Compare level select AN117" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.word 0x00 0. " CMPL1[0] ,Compare level select AN116" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
group.byte 0x93++0x00
|
|
line.byte 0x00 "ADCMPLER,A/D Compare Level Extended Register"
|
|
bitfld.byte 0x00 1. " CMPLOC ,Internal reference voltage compare select" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
bitfld.byte 0x00 0. " CMPLTS ,Temperature sensor output compare select" "ADCMPDR0>A/D,ADCMPDR0<A/D"
|
|
endif
|
|
else
|
|
group.word 0x98++0x03
|
|
line.word 0x00 "ADCMPLR0,A/D Compare Level Register 0"
|
|
bitfld.word 0x00 15. " CMPL0[15] ,Compare level select AN115" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 14. " CMPL0[14] ,Compare level select AN114" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 13. " CMPL0[13] ,Compare level select AN113" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
newline
|
|
bitfld.word 0x00 12. " CMPL0[12] ,Compare level select AN112" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 11. " CMPL0[11] ,Compare level select AN111" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 10. " CMPL0[10] ,Compare level select AN110" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
newline
|
|
bitfld.word 0x00 9. " CMPL0[9] ,Compare level select AN109" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 8. " CMPL0[8] ,Compare level select AN108" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 7. " CMPL0[7] ,Compare level select AN107" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
newline
|
|
bitfld.word 0x00 6. " CMPL0[6] ,Compare level select AN106" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 5. " CMPL0[5] ,Compare level select AN105" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 4. " CMPL0[4] ,Compare level select AN104" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
newline
|
|
bitfld.word 0x00 3. " CMPL0[3] ,Compare level select AN103" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 2. " CMPL0[2] ,Compare level select AN102" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 1. " CMPL0[1] ,Compare level select AN101" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
newline
|
|
bitfld.word 0x00 0. " CMPL0[0] ,Compare level select AN100" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
sif !cpuis("R7S910*")
|
|
group.word 0x9A++0x01
|
|
line.word 0x00 "ADCMPLR1,A/D Compare Level Register 1"
|
|
bitfld.word 0x00 4. " CMPL1[4] ,Compare level select AN120" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 3. " CMPL1[3] ,Compare level select AN119" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 2. " CMPL1[2] ,Compare level select AN118" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
newline
|
|
bitfld.word 0x00 1. " CMPL1[1] ,Compare level select AN117" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.word 0x00 0. " CMPL1[0] ,Compare level select AN116" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
group.byte 0x93++0x00
|
|
line.byte 0x00 "ADCMPLER,A/D Compare Level Extended Register"
|
|
bitfld.byte 0x00 1. " CMPLOC ,Internal reference voltage compare select" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
bitfld.byte 0x00 0. " CMPLTS ,Temperature sensor output compare select" "A/D<ADCMPDR0 or A/D>ADCMPDR1,ADCMPDR0<A/D<ADCMPDR1"
|
|
endif
|
|
endif
|
|
if (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " CMPD[11:0] ,12-bit reference value right shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--11. 1. " CMPD[11:0] ,12-bit reference value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " CMPD[9:0] ,10-bit reference value right shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--9. 1. " CMPD[9:0] ,10-bit reference value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word.byte 0x00 0.--7. 1. " CMPD[7:0] ,8-bit reference value right shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word.byte 0x02 0.--7. 1. " CMPD[7:0] ,8-bit reference value right shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " CMPD[11:0] ,12-bit reference value left shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 4.--15. 0x10 " CMPD[11:0] ,12-bit reference value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " CMPD[9:0] ,10-bit reference value left shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 6.--15. 0x40 " CMPD[9:0] ,10-bit reference value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x80)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word.byte 0x00 8.--15. 1. " CMPD[7:0] ,8-bit reference value left shifted"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word.byte 0x02 8.--15. 1. " CMPD[7:0] ,8-bit reference value left shifted"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--13. 1. " CMPD[13:0] ,14-bit reference value right shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--13. 1. " CMPD[13:0] ,14-bit reference value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--11. 1. " CMPD[11:0] ,12-bit reference value right shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--11. 1. " CMPD[11:0] ,12-bit reference value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x0000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 0.--9. 1. " CMPD[9:0] ,10-bit reference value right shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 0.--9. 1. " CMPD[9:0] ,10-bit reference value right shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0000)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 2.--15. 0x04 " CMPD[13:0] ,14-bit reference value left shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 2.--15. 0x04 " CMPD[13:0] ,14-bit reference value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0002)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 4.--15. 0x10 " CMPD[11:0] ,12-bit reference value left shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 4.--15. 0x10 " CMPD[11:0] ,12-bit reference value left shifted addition mode"
|
|
elif (((per.b(ad:0xA008C400+0x0C)&0x80)==0x00)&&((per.w(ad:0xA008C400+0x0E)&0x0006)==0x0004)&&((per.w(ad:0xA008C400+0x0E)&0x8000)==0x8000))
|
|
group.word 0x9C++0x03
|
|
line.word 0x00 "ADCMPDR0,A/D Compare Data Register 0"
|
|
hexmask.word 0x00 6.--15. 0x40 " CMPD[9:0] ,10-bit reference value left shifted addition mode"
|
|
line.word 0x02 "ADCMPDR1,A/D Compare Data Register 1"
|
|
hexmask.word 0x02 6.--15. 0x40 " CMPD[9:0] ,10-bit reference value left shifted addition mode"
|
|
endif
|
|
group.word 0xA0++0x05
|
|
line.word 0x00 "ADCMPSR0,A/D Compare Status Register 0"
|
|
bitfld.word 0x00 15. " CMPF0[15] ,Compare flag AN115" "Not set,Set"
|
|
bitfld.word 0x00 14. " CMPF0[14] ,Compare flag AN114" "Not set,Set"
|
|
bitfld.word 0x00 13. " CMPF0[13] ,Compare flag AN113" "Not set,Set"
|
|
newline
|
|
bitfld.word 0x00 12. " CMPF0[12] ,Compare flag AN112" "Not set,Set"
|
|
bitfld.word 0x00 11. " CMPF0[11] ,Compare flag AN111" "Not set,Set"
|
|
bitfld.word 0x00 10. " CMPF0[10] ,Compare flag AN110" "Not set,Set"
|
|
newline
|
|
bitfld.word 0x00 9. " CMPF0[9] ,Compare flag AN109" "Not set,Set"
|
|
bitfld.word 0x00 8. " CMPF0[8] ,Compare flag AN108" "Not set,Set"
|
|
bitfld.word 0x00 7. " CMPF0[7] ,Compare flag AN107" "Not set,Set"
|
|
newline
|
|
bitfld.word 0x00 6. " CMPF0[6] ,Compare flag AN106" "Not set,Set"
|
|
bitfld.word 0x00 5. " CMPF0[5] ,Compare flag AN105" "Not set,Set"
|
|
bitfld.word 0x00 4. " CMPF0[4] ,Compare flag AN104" "Not set,Set"
|
|
newline
|
|
bitfld.word 0x00 3. " CMPF0[3] ,Compare flag AN103" "Not set,Set"
|
|
bitfld.word 0x00 2. " CMPF0[2] ,Compare flag AN102" "Not set,Set"
|
|
bitfld.word 0x00 1. " CMPF0[1] ,Compare flag AN101" "Not set,Set"
|
|
newline
|
|
bitfld.word 0x00 0. " CMPF0[0] ,Compare flag AN100" "Not set,Set"
|
|
sif !cpuis("R7S910*")
|
|
group.word 0xA2++0x03
|
|
line.word 0x00 "ADCMPSR1,A/D Compare Status Register 1"
|
|
bitfld.word 0x00 4. " CMPF1[4] ,Compare flag AN120" "Not set,Set"
|
|
bitfld.word 0x00 3. " CMPF1[3] ,Compare flag AN119" "Not set,Set"
|
|
bitfld.word 0x00 2. " CMPF1[2] ,Compare flag AN118" "Not set,Set"
|
|
newline
|
|
bitfld.word 0x00 1. " CMPF1[1] ,Compare flag AN117" "Not set,Set"
|
|
bitfld.word 0x00 0. " CMPF1[0] ,Compare flag AN116" "Not set,Set"
|
|
line.word 0x02 "ADCMPSER,A/D Compare Status Extended Register"
|
|
bitfld.word 0x02 1. " CMPFOC ,Internal reference voltage compare flag" "Not set,Set"
|
|
bitfld.word 0x02 0. " CMPFTS ,Temperature sensor output compare flag" "Not set,Set"
|
|
endif
|
|
sif cpuis("R7S910*")
|
|
group.byte 0xC8++0x00
|
|
line.byte 0x00 "ADTDCR,A/D Pin-Level Self-Diagnosis Control Register"
|
|
bitfld.byte 0x00 7. " TDE ,Pin-level self-diagnosis enable" "Enabled,Disabled"
|
|
bitfld.byte 0x00 0.--1. " TDLV ,Pin-level self-diagnosis level select" "Discharged to AVSS/Charged to AVCC,Charged to AVCC/Discharged to AVSS,Discharged to AVSS/Charged to AVCx1/2,Charged to AVCx1/2/Discharged to AVSS"
|
|
group.byte 0xCA++0x00
|
|
line.byte 0x00 "ADERCR,A/D Error Control Register"
|
|
bitfld.byte 0x00 2. " OWEIE ,Overwrite error interrupt enable" "Disabled,Enabled"
|
|
wgroup.byte 0xCB++0x00
|
|
line.byte 0x00 "ADERCLR,A/D Error Clear Register"
|
|
bitfld.byte 0x00 2. " OWEC ,Overwrite error clear" "Disables,Enables"
|
|
rgroup.word 0xD2++0x01
|
|
line.word 0x00 "ADOWER,A/D Overwrite Error Register"
|
|
bitfld.word 0x00 15. " OWE[15] ,Overwrite error 15" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 14. " OWE[14] ,Overwrite error 14" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 13. " OWE[13] ,Overwrite error 13" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 12. " OWE[12] ,Overwrite error 12" "Not Occurred,Occurred"
|
|
newline
|
|
bitfld.word 0x00 11. " OWE[11] ,Overwrite error 12" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 10. " OWE[10] ,Overwrite error 10" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 9. " OWE[9] ,Overwrite error 9" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 8. " OWE[8] ,Overwrite error 8" "Not Occurred,Occurred"
|
|
newline
|
|
bitfld.word 0x00 7. " OWE[7] ,Overwrite error 7" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 6. " OWE[6] ,Overwrite error 6" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 5. " OWE[5] ,Overwrite error 5" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 4. " OWE[4] ,Overwrite error 4" "Not Occurred,Occurred"
|
|
newline
|
|
bitfld.word 0x00 3. " OWE[3] ,Overwrite error 3" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 2. " OWE[2] ,Overwrite error 2" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 1. " OWE[1] ,Overwrite error 1" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 0. " OWE[0] ,Overwrite error 0" "Not Occurred,Occurred"
|
|
rgroup.word 0xD6++0x01
|
|
line.word 0x00 "ADOWEER,A/D overwrite error Extended register"
|
|
bitfld.word 0x00 4. " DBOWE ,A/D data duplication register B overwrite error" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 3. " DAOWE ,A/D data duplication register A overwrite error" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 2. " DOWE ,A/D data duplication register overwrite error" "Not Occurred,Occurred"
|
|
bitfld.word 0x00 1. " DIAGOWE ,A/D self-diagnosis data register overwrite error" "Not Occurred,Occurred"
|
|
newline
|
|
bitfld.word 0x00 0. " TSOWE ,A/D temperature sensor data register overwrite error" "Not Occurred,Occurred"
|
|
endif
|
|
width 0xB
|
|
tree.end
|
|
tree.end
|
|
tree "TS (Temperature Sensor Registers)"
|
|
base ad:0xA0080A00
|
|
width 8.
|
|
rgroup.byte 0x00++0x01
|
|
line.byte 0x00 "TSCDRH,Temperature Sensor Calibration Data Register H"
|
|
line.byte 0x01 "TSCDRL,Temperature Sensor Calibration Data Register L"
|
|
width 0x0B
|
|
tree.end
|
|
tree "DOC (Data Operation Circuit)"
|
|
base ad:0xA0081200
|
|
width 7.
|
|
if (((per.b(ad:0xA0081200))&0x03)==0x00)
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "DOCR,DOC Control Register"
|
|
bitfld.byte 0x00 6. " DOPCFCL ,DOPCF clear" "No effect,Clear"
|
|
rbitfld.byte 0x00 5. " DOPCF ,Data operation circuit flag" "No,Yes"
|
|
bitfld.byte 0x00 2. " DCSEL ,Detection condition select" "Mismatch,Match"
|
|
newline
|
|
bitfld.byte 0x00 0.--1. " OMS ,Operating mode select" "Comparison,Addition,Subtraction,?..."
|
|
else
|
|
group.byte 0x00++0x00
|
|
line.byte 0x00 "DOCR,DOC Control Register"
|
|
bitfld.byte 0x00 6. " DOPCFCL ,DOPCF clear" "No effect,Clear"
|
|
rbitfld.byte 0x00 5. " DOPCF ,Data operation circuit flag" "No,Yes"
|
|
newline
|
|
bitfld.byte 0x00 0.--1. " OMS ,Operating mode select" "Comparison,Addition,Subtraction,?..."
|
|
endif
|
|
group.word 0x02++0x03
|
|
line.word 0x00 "DODIR,DOC Data Input Register"
|
|
line.word 0x02 "DODSR,DOC Data Setting Register"
|
|
width 0x0B
|
|
tree.end
|
|
tree "RAM Registers"
|
|
sif (CORENAME()=="CORTEXR4F")
|
|
base ad:0x400F3000
|
|
width 12.
|
|
sif cpuis("R9A06G0*")
|
|
if (((per.l(ad:0))&0x03)==0x03)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "RAMPCMD,RAM_SYS Protect Command Register"
|
|
bitfld.long 0x00 0. " PROTREL ,Write access to protection registers" "Not permitted,Permitted"
|
|
if (((per.l(ad:0x400F3000))&0x00000001)==0x00000001)
|
|
group.long 0x100++0x07
|
|
line.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
bitfld.long 0x00 0. " ECC_ENABLE ,ECC decoder enable" "Disabled,Enabled"
|
|
line.long 0x04 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
bitfld.long 0x04 15. " DBE_DIST[15] ,ECC error injection enable of data RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " [14] ,ECC error injection enable of data RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " [13] ,ECC error injection enable of data RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " [12] ,ECC error injection enable of data RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " [11] ,ECC error injection enable of data RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " [10] ,ECC error injection enable of data RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " [9] ,ECC error injection enable of data RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " [8] ,ECC error injection enable of data RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " [7] ,ECC error injection enable of instruction RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " [6] ,ECC error injection enable of instruction RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " [5] ,ECC error injection enable of instruction RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " [4] ,ECC error injection enable of instruction RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " [3] ,ECC error injection enable of instruction RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " [2] ,ECC error injection enable of instruction RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " [1] ,ECC error injection enable of instruction RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " [0] ,ECC error injection enable of instruction RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
else
|
|
rgroup.long 0x100++0x07
|
|
line.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
bitfld.long 0x00 0. " ECC_ENABLE ,ECC decoder enable" "Disabled,Enabled"
|
|
line.long 0x04 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
bitfld.long 0x04 15. " DBE_DIST[15] ,ECC error injection enable of data RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " [14] ,ECC error injection enable of data RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " [13] ,ECC error injection enable of data RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " [12] ,ECC error injection enable of data RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " [11] ,ECC error injection enable of data RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " [10] ,ECC error injection enable of data RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " [9] ,ECC error injection enable of data RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " [8] ,ECC error injection enable of data RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " [7] ,ECC error injection enable of instruction RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " [6] ,ECC error injection enable of instruction RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " [5] ,ECC error injection enable of instruction RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " [4] ,ECC error injection enable of instruction RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " [3] ,ECC error injection enable of instruction RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " [2] ,ECC error injection enable of instruction RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " [1] ,ECC error injection enable of instruction RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " [0] ,ECC error injection enable of instruction RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
endif
|
|
rgroup.long 0x108++0x0B
|
|
line.long 0x00 "RAMDBEST,RAM_SYS Double Bit ECC Error Status Register"
|
|
bitfld.long 0x00 15. " DBE_RAM[15] ,ECC double bit error detection flag of data RAM BANK1 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 14. " [14] ,ECC double bit error detection flag of data RAM BANK1 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 13. " [13] ,ECC double bit error detection flag of data RAM BANK1 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 12. " [12] ,ECC double bit error detection flag of data RAM BANK1 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 11. " [11] ,ECC double bit error detection flag of data RAM BANK0 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 10. " [10] ,ECC double bit error detection flag of data RAM BANK0 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " [9] ,ECC double bit error detection flag of data RAM BANK0 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 8. " [8] ,ECC double bit error detection flag of data RAM BANK0 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 7. " [7] ,ECC double bit error detection flag of instruction RAM BANK1 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 6. " [6] ,ECC double bit error detection flag of instruction RAM BANK1 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 5. " [5] ,ECC double bit error detection flag of instruction RAM BANK1 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 4. " [4] ,ECC double bit error detection flag of instruction RAM BANK1 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 3. " [3] ,ECC double bit error detection flag of instruction RAM BANK0 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " [2] ,ECC double bit error detection flag of instruction RAM BANK0 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 1. " [1] ,ECC double bit error detection flag of instruction RAM BANK0 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " [0] ,ECC double bit error detection flag of instruction RAM BANK0 WAY0" "Not occurred,Occurred"
|
|
line.long 0x04 "RAMDBEAD,RAM_SYS Double Bit ECC Error Address Register"
|
|
bitfld.long 0x04 19.--20. " BANK ,ECC 2-bit error BANK" "Instruction RAM BANK0,Instruction RAM BANK1,Data RAM BANK0,Data RAM BANK1"
|
|
hexmask.long.tbyte 0x04 2.--18. 1. " ADDRESS ,ECC 2-bit error address"
|
|
bitfld.long 0x04 0. " LOCK ,Lock Enable" "Unlocked,Locked"
|
|
line.long 0x08 "RAMDBECNT,RAM_SYS Double Bit ECC Error Counter Register"
|
|
bitfld.long 0x08 0.--3. " ERRCOUNT ,Double bit ECC error counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
else
|
|
hgroup.long 0x00++0x03
|
|
hide.long 0x00 "RAMPCMD,RAM_SYS Protect Command Register"
|
|
hgroup.long 0x100++0x03
|
|
hide.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
hgroup.long 0x104++0x03
|
|
hide.long 0x00 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
hgroup.long 0x108++0x03
|
|
hide.long 0x00 "RAMDBEST,RAM_SYS Double Bit ECC Error Status Register"
|
|
hgroup.long 0x10C++0x03
|
|
hide.long 0x00 "RAMDBEAD,RAM_SYS Double Bit ECC Error Address Register"
|
|
hgroup.long 0x110++0x03
|
|
hide.long 0x00 "RAMDBECNT,RAM_SYS Double Bit ECC Error Counter Register"
|
|
endif
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "RAMPCMD,RAM_SYS Protect Command Register"
|
|
bitfld.long 0x00 0. " PROTREL ,Write access to protection registers" "Not permitted,Permitted"
|
|
if (((per.l(ad:0x400F3000))&0x00000001)==0x00000001)
|
|
group.long 0x100++0x07
|
|
line.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
bitfld.long 0x00 0. " ECC_ENABLE ,ECC decoder enable" "Disabled,Enabled"
|
|
line.long 0x04 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
bitfld.long 0x04 15. " DBE_DIST[15] ,ECC error injection enable of data RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " [14] ,ECC error injection enable of data RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " [13] ,ECC error injection enable of data RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " [12] ,ECC error injection enable of data RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " [11] ,ECC error injection enable of data RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " [10] ,ECC error injection enable of data RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " [9] ,ECC error injection enable of data RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " [8] ,ECC error injection enable of data RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " [7] ,ECC error injection enable of instruction RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " [6] ,ECC error injection enable of instruction RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " [5] ,ECC error injection enable of instruction RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " [4] ,ECC error injection enable of instruction RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " [3] ,ECC error injection enable of instruction RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " [2] ,ECC error injection enable of instruction RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " [1] ,ECC error injection enable of instruction RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " [0] ,ECC error injection enable of instruction RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
else
|
|
rgroup.long 0x100++0x07
|
|
line.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
bitfld.long 0x00 0. " ECC_ENABLE ,ECC decoder enable" "Disabled,Enabled"
|
|
line.long 0x04 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
bitfld.long 0x04 15. " DBE_DIST[15] ,ECC error injection enable of data RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " [14] ,ECC error injection enable of data RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " [13] ,ECC error injection enable of data RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " [12] ,ECC error injection enable of data RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " [11] ,ECC error injection enable of data RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " [10] ,ECC error injection enable of data RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " [9] ,ECC error injection enable of data RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " [8] ,ECC error injection enable of data RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " [7] ,ECC error injection enable of instruction RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " [6] ,ECC error injection enable of instruction RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " [5] ,ECC error injection enable of instruction RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " [4] ,ECC error injection enable of instruction RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " [3] ,ECC error injection enable of instruction RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " [2] ,ECC error injection enable of instruction RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " [1] ,ECC error injection enable of instruction RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " [0] ,ECC error injection enable of instruction RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
endif
|
|
rgroup.long 0x108++0x0B
|
|
line.long 0x00 "RAMDBEST,RAM_SYS Double Bit ECC Error Status Register"
|
|
bitfld.long 0x00 15. " DBE_RAM[15] ,ECC double bit error detection flag of data RAM BANK1 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 14. " [14] ,ECC double bit error detection flag of data RAM BANK1 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 13. " [13] ,ECC double bit error detection flag of data RAM BANK1 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 12. " [12] ,ECC double bit error detection flag of data RAM BANK1 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 11. " [11] ,ECC double bit error detection flag of data RAM BANK0 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 10. " [10] ,ECC double bit error detection flag of data RAM BANK0 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " [9] ,ECC double bit error detection flag of data RAM BANK0 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 8. " [8] ,ECC double bit error detection flag of data RAM BANK0 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 7. " [7] ,ECC double bit error detection flag of instruction RAM BANK1 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 6. " [6] ,ECC double bit error detection flag of instruction RAM BANK1 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 5. " [5] ,ECC double bit error detection flag of instruction RAM BANK1 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 4. " [4] ,ECC double bit error detection flag of instruction RAM BANK1 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 3. " [3] ,ECC double bit error detection flag of instruction RAM BANK0 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " [2] ,ECC double bit error detection flag of instruction RAM BANK0 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 1. " [1] ,ECC double bit error detection flag of instruction RAM BANK0 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " [0] ,ECC double bit error detection flag of instruction RAM BANK0 WAY0" "Not occurred,Occurred"
|
|
line.long 0x04 "RAMDBEAD,RAM_SYS Double Bit ECC Error Address Register"
|
|
sif cpuis("R7S910*")
|
|
bitfld.long 0x04 18.--19. " BANK ,ECC 2-bit error BANK" "Instruction RAM BANK0,Instruction RAM BANK1,Data RAM BANK0,Data RAM BANK1"
|
|
hexmask.long.word 0x04 2.--17. 1. " ADDRESS ,ECC 2-bit error address"
|
|
else
|
|
bitfld.long 0x04 19.--20. " BANK ,ECC 2-bit error BANK" "Instruction RAM BANK0,Instruction RAM BANK1,Data RAM BANK0,Data RAM BANK1"
|
|
hexmask.long.tbyte 0x04 2.--18. 1. " ADDRESS ,ECC 2-bit error address"
|
|
endif
|
|
bitfld.long 0x04 0. " LOCK ,Lock Enable" "Unlocked,Locked"
|
|
line.long 0x08 "RAMDBECNT,RAM_SYS Double Bit ECC Error Counter Register"
|
|
bitfld.long 0x08 0.--3. " ERRCOUNT ,Double bit ECC error counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
endif
|
|
width 0x0B
|
|
elif (CORENAME()=="CORTEXM3")
|
|
base ad:0xA00F3000
|
|
width 12.
|
|
sif cpuis("R9A06G0*")
|
|
if (((per.l(ad:0))&0x03)==0x03)
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "RAMPCMD,RAM_SYS Protect Command Register"
|
|
bitfld.long 0x00 0. " PROTREL ,Write access to protection registers" "Not permitted,Permitted"
|
|
if (((per.l(ad:0xA00F3000))&0x00000001)==0x00000001)
|
|
group.long 0x100++0x07
|
|
line.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
bitfld.long 0x00 0. " ECC_ENABLE ,ECC decoder enable" "Disabled,Enabled"
|
|
line.long 0x04 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
bitfld.long 0x04 15. " DBE_DIST[15] ,ECC error injection enable of data RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " [14] ,ECC error injection enable of data RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " [13] ,ECC error injection enable of data RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " [12] ,ECC error injection enable of data RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " [11] ,ECC error injection enable of data RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " [10] ,ECC error injection enable of data RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " [9] ,ECC error injection enable of data RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " [8] ,ECC error injection enable of data RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " [7] ,ECC error injection enable of instruction RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " [6] ,ECC error injection enable of instruction RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " [5] ,ECC error injection enable of instruction RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " [4] ,ECC error injection enable of instruction RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " [3] ,ECC error injection enable of instruction RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " [2] ,ECC error injection enable of instruction RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " [1] ,ECC error injection enable of instruction RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " [0] ,ECC error injection enable of instruction RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
else
|
|
rgroup.long 0x100++0x07
|
|
line.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
bitfld.long 0x00 0. " ECC_ENABLE ,ECC decoder enable" "Disabled,Enabled"
|
|
line.long 0x04 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
bitfld.long 0x04 15. " DBE_DIST[15] ,ECC error injection enable of data RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " [14] ,ECC error injection enable of data RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " [13] ,ECC error injection enable of data RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " [12] ,ECC error injection enable of data RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " [11] ,ECC error injection enable of data RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " [10] ,ECC error injection enable of data RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " [9] ,ECC error injection enable of data RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " [8] ,ECC error injection enable of data RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " [7] ,ECC error injection enable of instruction RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " [6] ,ECC error injection enable of instruction RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " [5] ,ECC error injection enable of instruction RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " [4] ,ECC error injection enable of instruction RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " [3] ,ECC error injection enable of instruction RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " [2] ,ECC error injection enable of instruction RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " [1] ,ECC error injection enable of instruction RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " [0] ,ECC error injection enable of instruction RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
endif
|
|
rgroup.long 0x108++0x0B
|
|
line.long 0x00 "RAMDBEST,RAM_SYS Double Bit ECC Error Status Register"
|
|
bitfld.long 0x00 15. " DBE_RAM[15] ,ECC double bit error detection flag of data RAM BANK1 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 14. " [14] ,ECC double bit error detection flag of data RAM BANK1 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 13. " [13] ,ECC double bit error detection flag of data RAM BANK1 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 12. " [12] ,ECC double bit error detection flag of data RAM BANK1 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 11. " [11] ,ECC double bit error detection flag of data RAM BANK0 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 10. " [10] ,ECC double bit error detection flag of data RAM BANK0 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " [9] ,ECC double bit error detection flag of data RAM BANK0 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 8. " [8] ,ECC double bit error detection flag of data RAM BANK0 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 7. " [7] ,ECC double bit error detection flag of instruction RAM BANK1 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 6. " [6] ,ECC double bit error detection flag of instruction RAM BANK1 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 5. " [5] ,ECC double bit error detection flag of instruction RAM BANK1 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 4. " [4] ,ECC double bit error detection flag of instruction RAM BANK1 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 3. " [3] ,ECC double bit error detection flag of instruction RAM BANK0 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " [2] ,ECC double bit error detection flag of instruction RAM BANK0 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 1. " [1] ,ECC double bit error detection flag of instruction RAM BANK0 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " [0] ,ECC double bit error detection flag of instruction RAM BANK0 WAY0" "Not occurred,Occurred"
|
|
line.long 0x04 "RAMDBEAD,RAM_SYS Double Bit ECC Error Address Register"
|
|
bitfld.long 0x04 19.--20. " BANK ,ECC 2-bit error BANK" "Instruction RAM BANK0,Instruction RAM BANK1,Data RAM BANK0,Data RAM BANK1"
|
|
hexmask.long.tbyte 0x04 2.--18. 1. " ADDRESS ,ECC 2-bit error address"
|
|
bitfld.long 0x04 0. " LOCK ,Lock Enable" "Unlocked,Locked"
|
|
line.long 0x08 "RAMDBECNT,RAM_SYS Double Bit ECC Error Counter Register"
|
|
bitfld.long 0x08 0.--3. " ERRCOUNT ,Double bit ECC error counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
else
|
|
hgroup.long 0x00++0x03
|
|
hide.long 0x00 "RAMPCMD,RAM_SYS Protect Command Register"
|
|
hgroup.long 0x100++0x03
|
|
hide.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
hgroup.long 0x104++0x03
|
|
hide.long 0x00 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
hgroup.long 0x108++0x03
|
|
hide.long 0x00 "RAMDBEST,RAM_SYS Double Bit ECC Error Status Register"
|
|
hgroup.long 0x10C++0x03
|
|
hide.long 0x00 "RAMDBEAD,RAM_SYS Double Bit ECC Error Address Register"
|
|
hgroup.long 0x110++0x03
|
|
hide.long 0x00 "RAMDBECNT,RAM_SYS Double Bit ECC Error Counter Register"
|
|
endif
|
|
else
|
|
group.long 0x00++0x03
|
|
line.long 0x00 "RAMPCMD,RAM_SYS Protect Command Register"
|
|
bitfld.long 0x00 0. " PROTREL ,Write access to protection registers" "Not permitted,Permitted"
|
|
if (((per.l(ad:0xA00F3000))&0x00000001)==0x00000001)
|
|
group.long 0x100++0x07
|
|
line.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
bitfld.long 0x00 0. " ECC_ENABLE ,ECC decoder enable" "Disabled,Enabled"
|
|
line.long 0x04 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
bitfld.long 0x04 15. " DBE_DIST[15] ,ECC error injection enable of data RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " [14] ,ECC error injection enable of data RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " [13] ,ECC error injection enable of data RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " [12] ,ECC error injection enable of data RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " [11] ,ECC error injection enable of data RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " [10] ,ECC error injection enable of data RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " [9] ,ECC error injection enable of data RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " [8] ,ECC error injection enable of data RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " [7] ,ECC error injection enable of instruction RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " [6] ,ECC error injection enable of instruction RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " [5] ,ECC error injection enable of instruction RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " [4] ,ECC error injection enable of instruction RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " [3] ,ECC error injection enable of instruction RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " [2] ,ECC error injection enable of instruction RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " [1] ,ECC error injection enable of instruction RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " [0] ,ECC error injection enable of instruction RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
else
|
|
rgroup.long 0x100++0x07
|
|
line.long 0x00 "RAMEDC,RAM_SYS ECC Decoder Config Register"
|
|
bitfld.long 0x00 0. " ECC_ENABLE ,ECC decoder enable" "Disabled,Enabled"
|
|
line.long 0x04 "RAMEEC, RAM_SYS ECC Encoder Config Register"
|
|
bitfld.long 0x04 15. " DBE_DIST[15] ,ECC error injection enable of data RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 14. " [14] ,ECC error injection enable of data RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 13. " [13] ,ECC error injection enable of data RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 12. " [12] ,ECC error injection enable of data RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 11. " [11] ,ECC error injection enable of data RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 10. " [10] ,ECC error injection enable of data RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 9. " [9] ,ECC error injection enable of data RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 8. " [8] ,ECC error injection enable of data RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 7. " [7] ,ECC error injection enable of instruction RAM BANK1 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 6. " [6] ,ECC error injection enable of instruction RAM BANK1 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 5. " [5] ,ECC error injection enable of instruction RAM BANK1 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 4. " [4] ,ECC error injection enable of instruction RAM BANK1 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x04 3. " [3] ,ECC error injection enable of instruction RAM BANK0 WAY3" "Disabled,Enabled"
|
|
bitfld.long 0x04 2. " [2] ,ECC error injection enable of instruction RAM BANK0 WAY2" "Disabled,Enabled"
|
|
bitfld.long 0x04 1. " [1] ,ECC error injection enable of instruction RAM BANK0 WAY1" "Disabled,Enabled"
|
|
bitfld.long 0x04 0. " [0] ,ECC error injection enable of instruction RAM BANK0 WAY0" "Disabled,Enabled"
|
|
textline " "
|
|
endif
|
|
rgroup.long 0x108++0x0B
|
|
line.long 0x00 "RAMDBEST,RAM_SYS Double Bit ECC Error Status Register"
|
|
bitfld.long 0x00 15. " DBE_RAM[15] ,ECC double bit error detection flag of data RAM BANK1 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 14. " [14] ,ECC double bit error detection flag of data RAM BANK1 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 13. " [13] ,ECC double bit error detection flag of data RAM BANK1 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 12. " [12] ,ECC double bit error detection flag of data RAM BANK1 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 11. " [11] ,ECC double bit error detection flag of data RAM BANK0 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 10. " [10] ,ECC double bit error detection flag of data RAM BANK0 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 9. " [9] ,ECC double bit error detection flag of data RAM BANK0 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 8. " [8] ,ECC double bit error detection flag of data RAM BANK0 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 7. " [7] ,ECC double bit error detection flag of instruction RAM BANK1 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 6. " [6] ,ECC double bit error detection flag of instruction RAM BANK1 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 5. " [5] ,ECC double bit error detection flag of instruction RAM BANK1 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 4. " [4] ,ECC double bit error detection flag of instruction RAM BANK1 WAY0" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 3. " [3] ,ECC double bit error detection flag of instruction RAM BANK0 WAY3" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2. " [2] ,ECC double bit error detection flag of instruction RAM BANK0 WAY2" "Not occurred,Occurred"
|
|
bitfld.long 0x00 1. " [1] ,ECC double bit error detection flag of instruction RAM BANK0 WAY1" "Not occurred,Occurred"
|
|
bitfld.long 0x00 0. " [0] ,ECC double bit error detection flag of instruction RAM BANK0 WAY0" "Not occurred,Occurred"
|
|
line.long 0x04 "RAMDBEAD,RAM_SYS Double Bit ECC Error Address Register"
|
|
sif cpuis("R7S910*")
|
|
bitfld.long 0x04 18.--19. " BANK ,ECC 2-bit error BANK" "Instruction RAM BANK0,Instruction RAM BANK1,Data RAM BANK0,Data RAM BANK1"
|
|
hexmask.long.word 0x04 2.--17. 1. " ADDRESS ,ECC 2-bit error address"
|
|
else
|
|
bitfld.long 0x04 19.--20. " BANK ,ECC 2-bit error BANK" "Instruction RAM BANK0,Instruction RAM BANK1,Data RAM BANK0,Data RAM BANK1"
|
|
hexmask.long.tbyte 0x04 2.--18. 1. " ADDRESS ,ECC 2-bit error address"
|
|
endif
|
|
bitfld.long 0x04 0. " LOCK ,Lock Enable" "Unlocked,Locked"
|
|
line.long 0x08 "RAMDBECNT,RAM_SYS Double Bit ECC Error Counter Register"
|
|
bitfld.long 0x08 0.--3. " ERRCOUNT ,Double bit ECC error counter" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
endif
|
|
width 0x0B
|
|
endif
|
|
tree.end
|
|
textline " "
|