1249 lines
69 KiB
Plaintext
1249 lines
69 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: Memory mapped registers of 80312 Companion Chip for 80200 (XScale-Core)
|
|
; @Props:
|
|
; @Author: -
|
|
; @Changelog:
|
|
; @Manufacturer:
|
|
; @Doc:
|
|
; @Core:
|
|
; @Chip:
|
|
; @Copyright: (C) 1989-2014 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: per80312.per 17469 2024-02-09 16:23:08Z kwisniewski $
|
|
|
|
config 16. 8.
|
|
width 8.
|
|
base ad:0x00
|
|
; --------------------------------------------------------------------------------
|
|
; 80312
|
|
; State: preliminary
|
|
; --------------------------------------------------------------------------------
|
|
tree "PCI to PCI Bridge Unit"
|
|
; --------------------------------------------------------------------------------
|
|
width 10.
|
|
base 0x00001000
|
|
group asd:0x1000++0x01
|
|
line.word 0x00 "VIDR,Vendor Identification Register"
|
|
group asd:0x1002++0x01
|
|
line.word 0x00 "DIDR,Device ID Register"
|
|
group asd:0x1004++0x01
|
|
line.word 0x00 "PCR,Primary Command Register"
|
|
bitfld.word 0x00 09. " FBBE ,Fast Back to Back Enable" "Dis,Ena"
|
|
bitfld.word 0x00 08. " SERREN ,SERR# Enable" "Dis,Ena"
|
|
bitfld.word 0x00 07. " WCC ,Wait Cycle Control - controls address/data stepping" "Res,?..."
|
|
bitfld.word 0x00 06. " PPEREN ,Primary Parity Error Response Enable" "Dis,Ena"
|
|
bitfld.word 0x00 05. " VGAPSEN ,VGA Palette Snoop Enable" "Dis,Ena"
|
|
textline " "
|
|
bitfld.word 0x00 04. " MRIEN ,Memory Write and Invalidate Enable - Not applicable" "Dis,Ena"
|
|
bitfld.word 0x00 03. " SCEN ,Special Cycle Enable - The bridge cannot respond as the target of a Special Cycle(read only" "Dis,Ena"
|
|
bitfld.word 0x00 02. " BMEN ,Bus Master Enable" "Dis,Ena"
|
|
bitfld.word 0x00 01. " MEMEN ,Memory Enable" "Dis,Ena"
|
|
bitfld.word 0x00 00. " IOSEN ,I/O Space Enable" "Dis,Ena"
|
|
group asd:0x1006++0x01
|
|
line.word 0x00 "PSR,Primary Status Register"
|
|
bitfld.word 0x00 15. " PARERR ,Detected Parity Error" "No,Yes"
|
|
bitfld.word 0x00 14. " SERR ,Signaled System Error" "No,Yes"
|
|
bitfld.word 0x00 13. " MA ,Master Abort" "No,Yes"
|
|
bitfld.word 0x00 12. " TAM ,Target Abort (master)" "No,Yes"
|
|
bitfld.word 0x00 11. " TAT ,Target Abort (target)" "No,Yes"
|
|
bitfld.word 0x00 09.--10. " DEVTIM ,DEVSEL# Timing - These bits are read-only and define the slowest DEVSEL# timing for a target device (except configuration accesses)" "Fast,Medium,Slow,Res"
|
|
textline " "
|
|
bitfld.word 0x00 08. " DPERR ,Data Parity Error Detected" "No,Yes"
|
|
bitfld.word 0x00 07. " FBBC ,Fast Back-to-Back Capable" "No,Yes"
|
|
bitfld.word 0x00 06. " UDF ,UDF Supported - User Definable Features are not supported" "No,Yes"
|
|
bitfld.word 0x00 05. " 66MHz ,66 MHz. Capable" "No,Yes"
|
|
bitfld.word 0x00 04. " CAP ,Capabilities - This function implements extended capabilities" "0,1"
|
|
group asd:0x1008++0x00
|
|
line.byte 0x00 "RID,Revision ID Register"
|
|
group asd:0x1009++0x02
|
|
line.tbyte 0x00 "CCR,Class Code Register"
|
|
hexmask.byte 0x00 00.--07. 1. " BC ,Base Class - Bridge Device"
|
|
hexmask.byte 0x01 00.--07. 1. " SC ,Sub Class - PCI-to-PCI Bridge Device"
|
|
hexmask.byte 0x02 00.--07. 1. " PI ,Programming Interface - Consistent with PCI-to-PCI Bridge Architecture Specification"
|
|
group asd:0x100c++0x00
|
|
line.byte 0x00 "CLSR,Cacheline Size Register"
|
|
group asd:0x100d++0x00
|
|
line.byte 0x00 "PLTR,Primary Latency Timer Register"
|
|
hexmask.byte 0x00 03.--07. 1. " PLT ,Programmable Latency Timer"
|
|
bitfld.byte 0x00 00.--02. " LTG ,Latency Timer Granularity" "000,001,010,011,100,101,110,111"
|
|
group asd:0x100e++0x00
|
|
line.byte 0x00 "HTR,Header Type Register"
|
|
bitfld.byte 0x00 7. " SF/MF ,Single Function/Multi-Function Device" "Sgl,Mul"
|
|
hexmask.byte 0x00 00.--06. 1. " HTYP ,PCI Header Type"
|
|
group asd:0x1018++0x02
|
|
line.byte 0x00 "PBNR,Primary Bus Number Register"
|
|
line.byte 0x01 "SBNR,Secondary Bus Number Register"
|
|
line.byte 0x02 "SubBNR,Subordinate Bus Number Register"
|
|
group asd:0x1018++0x00
|
|
line.byte 0x00 "SLTR,Secondary Latency Timer Register"
|
|
hexmask.byte 0x00 03.--07. 1. " PLT ,Programmable Latency Timer"
|
|
bitfld.byte 0x00 00.--02. " LTG ,Latency Timer Granularity" "000,001,010,011,100,101,110,111"
|
|
group asd:0x101c++0x01
|
|
line.byte 0x00 "IOBR,I/O Base Register"
|
|
bitfld.byte 0x00 04.--07. " BADDR ,I/O Base Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
bitfld.byte 0x00 00.--03. " ACap ,I/O Addressing Capability" "16-bit,?..."
|
|
line.byte 0x01 "IOLR,I/O Limit Register"
|
|
bitfld.byte 0x00 04.--07. " LADDR ,I/O Limit Address" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
bitfld.byte 0x00 00.--03. " ACap ,I/O Addressing Capability" "16-bit,?..."
|
|
group asd:0x101e++0x01
|
|
line.word 0x00 "SSR,Secondary Status Register"
|
|
bitfld.word 0x00 15. " PARERR ,Detected Parity Error" "No,Yes"
|
|
bitfld.word 0x00 14. " SERR ,Signaled System Error" "No,Yes"
|
|
bitfld.word 0x00 13. " MA ,Master Abort" "No,Yes"
|
|
bitfld.word 0x00 12. " TAM ,Target Abort (master)" "No,Yes"
|
|
bitfld.word 0x00 11. " TAT ,Target Abort (target)" "No,Yes"
|
|
bitfld.word 0x00 09.--10. " DEVTIM ,DEVSEL# Timing - These bits are read-only and define the slowest DEVSEL# timing for a target device (except configuration accesses)" "Fast,Medium,Slow,Res"
|
|
textline " "
|
|
bitfld.word 0x00 08. " DPERR ,Data Parity Error Detected" "No,Yes"
|
|
bitfld.word 0x00 07. " FBBC ,Fast Back-to-Back Capable" "No,Yes"
|
|
bitfld.word 0x00 06. " UDF ,UDF Supported - User Definable Features are not supported" "No,Yes"
|
|
bitfld.word 0x00 05. " 66MHz ,66 MHz. Capable" "No,Yes"
|
|
group asd:0x1020++0x03
|
|
line.word 0x00 "MBR,Memory Base Register"
|
|
hexmask.word 0x00 04.--15. 1. " BADDR ,Memory Base Address"
|
|
line.word 0x02 "MLR,Memory Limit Register"
|
|
hexmask.word 0x00 04.--15. 1. " LADDR ,Memory Limit Address"
|
|
group asd:0x1024++0x03
|
|
line.word 0x00 "PMBR,Prefetchable Memory Base Register"
|
|
hexmask.word 0x00 04.--15. 1. " BADDR ,Memory Base Address"
|
|
line.word 0x02 "PMLR,PrefetchableMemory Limit Register"
|
|
hexmask.word 0x00 04.--15. 1. " LADDR ,Memory Limit Address"
|
|
group asd:0x1034++0x00
|
|
line.byte 0x00 "Cap_Ptr,Capability Pointer Register"
|
|
group asd:0x103e++0x01
|
|
line.word 0x00 "BCR,Bridge Control Register"
|
|
bitfld.word 0x00 11. " DTEN ,Discard Timer SERR# Enable" "Dis,Ena"
|
|
bitfld.word 0x00 10. " DTST ,Discard Timer Status" "NoExp,Expire"
|
|
bitfld.word 0x00 09. " SDTV ,Secondary Discard Timer Value" "215CLK,210CLK"
|
|
bitfld.word 0x00 08. " PDTV ,Primary Discard Timer Value" "215CLK,210CLK"
|
|
bitfld.word 0x00 07. " FBBEN ,Fast Back to Back Enable" "Dis,Ena"
|
|
textline " "
|
|
bitfld.word 0x00 06. " SBReset ,Secondary Bus Reset" "0,1"
|
|
bitfld.word 0x00 05. " MAMode ,Master Abort Mode" "0,1"
|
|
bitfld.word 0x00 03. " VGAEN ,VGA Enable" "Dis,Ena"
|
|
bitfld.word 0x00 02. " ISAEN ,ISA Enable" "Dis,Ena"
|
|
bitfld.word 0x00 01. " SSERREN ,Secondary SERR# Enable" "Dis,Ena"
|
|
bitfld.word 0x00 00. " SPERREN ,Secondary Parity Error Response Enable" "Dis,Ena"
|
|
group asd:0x1040++0x01
|
|
line.word 0x00 "EBCR,Extended Bridge Control Register"
|
|
bitfld.word 0x00 12. " SDWEN ,Special Downstream Window Enable" "Dis,Ena"
|
|
bitfld.word 0x00 11. " SB66MHz ,Secondary Bus Operating at 66 MHz" "33MHz,66MHz"
|
|
bitfld.word 0x00 10. " PB66MHz ,Primary Bus Operating at 66 MHz" "33MHz,66MHz"
|
|
bitfld.word 0x00 09. " SP64Bit ,Secondary PCI Bus 64-Bit Capable" "64Bit,32Bit"
|
|
bitfld.word 0x00 08. " PP64Bit ,Primary PCI Bus 64-Bit Capable" "64Bit,32Bit"
|
|
textline " "
|
|
bitfld.word 0x00 06. " SDACEN ,Secondary DAC Medium Decode Enable" "Dis,Ena"
|
|
bitfld.word 0x00 05. " IBRESET ,Reset Internal Bus" "0,1"
|
|
bitfld.word 0x00 03. " UPMEMEN ,Upstream Prefetchable Memory Enable" "Dis,Ena"
|
|
bitfld.word 0x00 02. " CCR ,Configuration Cycle Retry" "No,Yes"
|
|
bitfld.word 0x00 01. " IOCCR ,Intel 80312 I/O companion chip Reset" "No,Yes"
|
|
bitfld.word 0x00 00. " PDIS ,Posting Disable" "Ena,Dis"
|
|
group asd:0x1042++0x01
|
|
line.word 0x00 "SISR,Secondary IDSEL Select Register"
|
|
bitfld.word 0x00 09. " AD16Dis ,AD16 - IDSEL Disable" "Ena,Dis"
|
|
bitfld.word 0x00 08. " AD17Dis ,AD17 - IDSEL Disable" "Ena,Dis"
|
|
bitfld.word 0x00 07. " AD18Dis ,AD18 - IDSEL Disable" "Ena,Dis"
|
|
bitfld.word 0x00 06. " AD19Dis ,AD19 - IDSEL Disable" "Ena,Dis"
|
|
bitfld.word 0x00 05. " AD20Dis ,AD20 - IDSEL Disable" "Ena,Dis"
|
|
textline " "
|
|
bitfld.word 0x00 04. " AD21Dis ,AD21 - IDSEL Disable" "Ena,Dis"
|
|
bitfld.word 0x00 03. " AD22Dis ,AD22 - IDSEL Disable" "Ena,Dis"
|
|
bitfld.word 0x00 02. " AD23Dis ,AD23 - IDSEL Disable" "Ena,Dis"
|
|
bitfld.word 0x00 01. " AD24Dis ,AD24 - IDSEL Disable" "Ena,Dis"
|
|
bitfld.word 0x00 00. " AD25Dis ,AD25 - IDSEL Disable" "Ena,Dis"
|
|
group asd:0x1044++0x07
|
|
line.long 0x00 "PBISR,Primary Bridge Interrupt Status Register"
|
|
bitfld.long 0x00 06. " PSTR ,Power State Transition" "0,1"
|
|
bitfld.long 0x00 05. " PERR ,Detected Parity Error" "No,Yes"
|
|
bitfld.long 0x00 04. " PSA ,P_SERR# Asserted" "No,Yes"
|
|
bitfld.long 0x00 03. " PMA ,PCI Master Abort" "No,Yes"
|
|
bitfld.long 0x00 02. " PTAM ,PCI Target Abort (Master)" "No,Yes"
|
|
bitfld.long 0x00 01. " PTAT ,PCI Target Abort (Target)" "No,yes"
|
|
bitfld.long 0x00 00. " PMPErr ,PCI Master Parity Error" "No,Yes"
|
|
line.long 0x04 "SBISR,Secondary Bridge Interrupt Status Register"
|
|
bitfld.long 0x00 06. " SBRST ,Secondary Bus Reset Occurred" "No,Yes"
|
|
bitfld.long 0x00 05. " PERR ,Detected Parity Error" "No,Yes"
|
|
bitfld.long 0x00 04. " SYSERR ,Received System Error" "No,Yes"
|
|
bitfld.long 0x00 03. " PMA ,PCI Master Abort" "No,Yes"
|
|
bitfld.long 0x00 02. " PTAM ,PCI Target Abort (Master)" "No,Yes"
|
|
bitfld.long 0x00 01. " PTAT ,PCI Target Abort (Target)" "No,Yes"
|
|
bitfld.long 0x00 00. " PMPE ,PCI Master Parity Error" "No,yes"
|
|
group asd:0x104c++0x03
|
|
line.long 0x00 "SACR,Secondary Arbitration Control Register"
|
|
bitfld.long 0x00 12.--13. " DEV5P ,Device 5 Priority" "00,01,10,11"
|
|
bitfld.long 0x00 10.--11. " DEV4P ,Device 4 Priority" "00,01,10,11"
|
|
bitfld.long 0x00 8.--9. " DEV3P ,Device 3 Priority" "00,01,10,11"
|
|
bitfld.long 0x00 6.--7. " DEV2P ,Device 2 Priority" "00,01,10,11"
|
|
bitfld.long 0x00 4.--5. " DEV1P ,Device 1 Priority" "00,01,10,11"
|
|
bitfld.long 0x00 2.--3. " DEV0P ,Device 0 Priority" "00,01,10,11"
|
|
bitfld.long 0x00 0.--1. " SPIP ,Secondary PCI Interface Priority (Bridge/DMA Channel 2/Secondary ATU)" "00,01,10,11"
|
|
group asd:0x1050++0x03
|
|
line.long 0x00 "PIRSR,PCI Interrupt Routing Select Register"
|
|
bitfld.long 0x00 3. " SELD ,S_INTD#/IRQ3 Select Bit" "P_INTD,FIQ"
|
|
bitfld.long 0x00 2. " SELC ,S_INTC#/IRQ2 Select Bit" "P_INTC,FIQ"
|
|
bitfld.long 0x00 1. " SELB ,S_INTB#/IRQ1 Select Bit" "P_INTB,FIQ"
|
|
bitfld.long 0x00 0. " SELA ,S_INTA#/IRQ0 Select Bit" "P_INTA,FIQ"
|
|
group asd:0x1054++0x02
|
|
line.byte 0x00 "SIOBR,Secondary I/O Base Register"
|
|
bitfld.byte 0x00 04.--07. " BADDR ,Secondary I/O Base Address " "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
bitfld.byte 0x00 00.--03. " IOACap ,I/O Addressing Capability" "16-bit,?..."
|
|
line.byte 0x01 "SIOLR,Secondary I/O Limit Register"
|
|
bitfld.byte 0x00 04.--07. " LADDR ,Secondary I/O Limit Address " "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,?..."
|
|
bitfld.byte 0x00 00.--03. " IOACap ,Secondary I/O Addressing Capability" "16-bit,?..."
|
|
line.byte 0x02 "SCDR,Secondary Clock Disable Register"
|
|
bitfld.byte 0x00 05. " BIT5 ,Disable S_CLKOUT5" "Ena,Dis"
|
|
bitfld.byte 0x00 04. " BIT4 ,Disable S_CLKOUT4" "Ena,Dis"
|
|
bitfld.byte 0x00 03. " BIT3 ,Disable S_CLKOUT3" "Ena,Dis"
|
|
bitfld.byte 0x00 02. " BIT2 ,Disable S_CLKOUT2" "Ena,Dis"
|
|
bitfld.byte 0x00 01. " BIT1 ,Disable S_CLKOUT1" "Ena,Dis"
|
|
bitfld.byte 0x00 00. " BIT0 ,Disable S_CLKOUT0" "Ena,Dis"
|
|
group asd:0x1058++0x03
|
|
line.word 0x00 "SMBR,Secondary Memory Base Register"
|
|
hexmask.word 0x00 4.--15. 1. " BADDR , Secondary Memory Base Address"
|
|
line.word 0x02 "SMLR,Secondary Memory Limit Register"
|
|
hexmask.word 0x00 4.--15. 1. " LADDR , Secondary Memory Limit Address"
|
|
group asd:0x105c++0x01
|
|
line.word 0x00 "SDER,Secondary Decode Enable Register"
|
|
bitfld.word 0x00 15. " SSDIM ,S_SERR# Detected Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 14. " SPMAIM ,Secondary PCI Master Abort Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 13. " SPTAMIM ,Secondary PCI Target Abort (Master) Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 12. " SPTATIM ,Secondary PCI Target Abort (Target) Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 11. " SPMPEIM ,Secondary PCI Master Parity Error Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 10. " PSAIM ,P_SERR# Asserted Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 09. " PPMAIM ,Primary PCI Master Abort Interrupt Mask" "Clr,Set"
|
|
textline " "
|
|
bitfld.word 0x00 08. " PPTAMIM ,Primary PCI Target Abort (Master) Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 07. " PPTATIM ,Primary PCI Target Abort (Target) Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 06. " PPMPEIM ,Primary PCI Master Parity Error Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 05. " SDPEBIM ,Secondary Detected Parity Error Bit Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 04. " PDPEBIM ,Primary Detected Parity Error Bit Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 03. " SBROIM ,Secondary Bus Reset Occurred Interrupt Mask" "Clr,Set"
|
|
bitfld.word 0x00 02. " PMSE ,Private Memory Space Enable" "Dis,Ena"
|
|
bitfld.word 0x00 01. " PSTIM ,Power State Transition Interrupt Mask" "Clr,Set"
|
|
group asd:0x105e++0x01
|
|
line.word 0x00 "QCR,Queue Control Register"
|
|
bitfld.word 0x00 03. " DRCA ,DRC Alias" "Clr,Set"
|
|
bitfld.word 0x00 02. " MWIA ,MWI Alias" "Clr,Set"
|
|
bitfld.word 0x00 01. " UMRLPS ,Upstream MRL Prefetch Size" "32Bytes,128Bytes"
|
|
bitfld.word 0x00 00. " DMRLPS ,Downstream MRL Prefetch Size" "32Bytes,64Bytes"
|
|
group asd:0x1068++0x00
|
|
line.byte 0x00 "Cap_ID,Capability Identifier Register"
|
|
group asd:0x1069++0x00
|
|
line.byte 0x00 "Next_Ptr,Next Item Pointer Register"
|
|
group asd:0x106a++0x03
|
|
line.word 0x00 "PMCR,Power Management Capability Register"
|
|
hexmask.word 0x00 11.--15. 1. " PMESUP ,PME_Support"
|
|
bitfld.word 0x00 10. " D2SUP ,Support the D1 Power Management State" "No,Yes"
|
|
bitfld.word 0x00 09. " D1SUP ,Support the D1 Power Management State" "No,Yes"
|
|
bitfld.word 0x00 06.--08. " AUXCUR ,Aux_Current" "000,001,010,011,100,101,110,111"
|
|
bitfld.word 0x00 5. " DSI ,DSI - require a device specific initialization" "No,Yes"
|
|
bitfld.word 0x00 3. " PMECLK ,PME Clock" "0,?..."
|
|
bitfld.word 0x00 0.--2. " VER ,Version" "000,001,010,011,100,101,110,111"
|
|
line.word 0x01 "PMCSR,Power Management Control/Status Register"
|
|
bitfld.word 0x00 15. " PMESTA ,PME_Status" "0,1"
|
|
bitfld.word 0x00 08. " PME_En ," "0,1"
|
|
bitfld.word 0x00 0.--1. " POWER ,Power State" "D0,D1,D2,D3hot"
|
|
group asd:0x106e++0x00
|
|
line.byte 0x00 "PMCSR_BSE,PMCSR PCI-to-PCI Bridge Support"
|
|
bitfld.byte 0x00 7. " BPCC_En ,Bus Power/Clock Control Enable" "Dis,Ena"
|
|
bitfld.byte 0x00 6. " B2_B3# ,B2/B3 support for D3hot" "No,Yes"
|
|
width 8.
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312, 80321
|
|
; State: ok
|
|
;
|
|
; 803xx_pmu 0x1100 80312.
|
|
;
|
|
; 0x1100 Base Address
|
|
; 80312. Chip Identification
|
|
;
|
|
; --------------------------------------------------------------------------------
|
|
tree "Performance Monitoring Unit"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:(0x1100+0x00)++0x03
|
|
line.long 0x00 "GTMR,Global Timer Mode Register"
|
|
bitfld.long 0x00 2. " Counter ,Global Counter Enable" "ena,dis"
|
|
bitfld.long 0x00 0. " Int ,Global Time Stamp Counter Overflow Interrupt Enable" "dis,ena"
|
|
; *** 80321 ***
|
|
if (80312.==80321.)
|
|
group asd:(0x1100+0x04)++0x03
|
|
line.long 0x00 "ESR,Event Select Register"
|
|
bitfld.long 0x00 16. " PECRx ,PECRx Master Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x00 0.--3. " Mode ,Value defines the monitored Interface" "0: PMU disabled,1: PCI & ATU & Int.Bus,2: Int.Bus & AA & DMAx,3: Int.Bus & Core & ATU,4: PCI & Core & DMAx & ATU,5: AA & Core & DMAx & ATU,6: MCU & AA & Core & DMAx & ATU,res,res,?..."
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:(0x1100+0x04)++0x03
|
|
line.long 0x00 "ESR,Event Select Register"
|
|
bitfld.long 0x00 16. " PECRx ,PECRx Master Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x00 0.--2. " Mode ,Value defines the monitored Interface" "Dis,PriPCI & Int.Agents,SecPCI & Int.Agents,SecPCI & PCIAgents,SecPCI & PCIAgents(3..5),80312Bus & DMAx & AA,80312Bus & PATU & SATU & 80312,80312Bus & xPCI"
|
|
endif
|
|
group asd:(0x1100+0x08)++0x03
|
|
line.long 0x00 "EMISR,Event Monitoring Interrupt Status Register"
|
|
bitfld.long 0x00 14. " PEC14 ,PEC14 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 13. " PEC13 ,PEC13 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 12. " PEC12 ,PEC12 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 11. " PEC11 ,PEC11 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 10. " PEC10 ,PEC10 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 9. " PEC9 ,PEC9 Overflow Interrupt is pending" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 8. " PEC8 ,PEC8 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 7. " PEC7 ,PEC7 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 6. " PEC6 ,PEC6 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 5. " PEC5 ,PEC5 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 4. " PEC4 ,PEC4 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 3. " PEC3 ,PEC3 Overflow Interrupt is pending" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 2. " PEC2 ,PEC2 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 1. " PEC1 ,PEC1 Overflow Interrupt is pending" "no,yes"
|
|
bitfld.long 0x00 0. " GTS ,Global Time Stamp Counter Overflow Interrupt is pending" "no,yes"
|
|
group asd:(0x1100+0x10)++0x03
|
|
line.long 0x00 "GTSR,Global Timestamp Register"
|
|
group asd:(0x1100+0x14)++0x37
|
|
line.long 0x00 "PECR1,Programmable Event Counter Register"
|
|
line.long 0x04 "PECR2,Programmable Event Counter Register"
|
|
line.long 0x08 "PECR3,Programmable Event Counter Register"
|
|
line.long 0x0c "PECR4,Programmable Event Counter Register"
|
|
line.long 0x10 "PECR5,Programmable Event Counter Register"
|
|
line.long 0x14 "PECR6,Programmable Event Counter Register"
|
|
line.long 0x18 "PECR7,Programmable Event Counter Register"
|
|
line.long 0x1c "PECR8,Programmable Event Counter Register"
|
|
line.long 0x20 "PECR9,Programmable Event Counter Register"
|
|
line.long 0x24 "PECR10,Programmable Event Counter Register"
|
|
line.long 0x28 "PECR11,Programmable Event Counter Register"
|
|
line.long 0x2c "PECR12,Programmable Event Counter Register"
|
|
line.long 0x30 "PECR13,Programmable Event Counter Register"
|
|
line.long 0x34 "PECR14,Programmable Event Counter Register"
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312
|
|
; State: preliminary,checked,gfz
|
|
; --------------------------------------------------------------------------------
|
|
tree "Address Translation Unit"
|
|
; --------------------------------------------------------------------------------
|
|
width 12.
|
|
group asd:0x1200++0x01
|
|
line.word 0x00 "ATUVID,ATU Vendor ID Register"
|
|
group asd:0x1202++0x01
|
|
line.word 0x00 "ATUDID,ATU Device ID Register"
|
|
group asd:0x1204++0x01
|
|
line.word 0x00 "PATUCMD,Primary ATU Command Register"
|
|
bitfld.word 0x00 9.--9. " FBtB ,Fast Back-to-Back Enable" "dis,ena"
|
|
bitfld.word 0x00 8.--8. " SERR# ,SERR# Enable" "no,yes"
|
|
bitfld.word 0x00 7.--7. " A/DSC ,Address/Data Stepping Control" "no,yes"
|
|
bitfld.word 0x00 6.--6. " PER ,Parity Error Response" "dis,ena"
|
|
bitfld.word 0x00 5.--5. " VGASnp ,VGA Palette Snoop Enable" "dis,ena"
|
|
textline " "
|
|
bitfld.word 0x00 4.--4. "MWI ,Memory Write and Invalidate Enable" "dis,ena"
|
|
bitfld.word 0x00 3.--3. " SpCyc ,Special Cycle Enable" "dis,ena"
|
|
bitfld.word 0x00 2.--2. " BM ,Bus Master Enable" "dis,ena"
|
|
bitfld.word 0x00 1.--1. " Mem ,Memory Enable" "dis,ena"
|
|
bitfld.word 0x00 0.--0. " I/OSE ,I/O Space Enable" "dis,ena"
|
|
group asd:0x1206++0x01
|
|
line.word 0x00 "PATUSR,Primary ATU Status Register"
|
|
bitfld.word 0x00 15.--15. " DPE ,Detected Parity Error" "no,yes"
|
|
bitfld.word 0x00 14.--14. " PSERR ,P_SERR# Asserted" "no,yes"
|
|
bitfld.word 0x00 13.--13. " MA ,Master Abort" "no,yes"
|
|
bitfld.word 0x00 12.--12. " TAM ,Target Abort (Master)" "no,yes"
|
|
bitfld.word 0x00 11.--11. " TAT ,Target Abort (Target)" "no,yes"
|
|
textline " "
|
|
bitfld.word 0x00 9.--10. "DEVT ,DEVSEL# Timing" "fast,med,slow,es"
|
|
bitfld.word 0x00 8.--8. " MPE ,Master Parity Error" "no,yes"
|
|
bitfld.word 0x00 7.--7. " FBtB ,Fast Back-to-Back Enable" "dis,ena"
|
|
bitfld.word 0x00 6.--6. " UDF ,UDF Supported" "no,yes"
|
|
bitfld.word 0x00 5.--5. " 66MHz ,66 MHz Supported" "no,yes"
|
|
textline " "
|
|
bitfld.word 0x00 4.--4. "Cap ,Implements extended Capabilities" "no,yes"
|
|
group asd:0x1208++0x00
|
|
line.byte 0x00 "ATURID,ATU Revision ID Register"
|
|
group asd:0x1209++0x02
|
|
line.tbyte 0x00 "ATUCCR,ATU Class Code Register"
|
|
hexmask.tbyte 0x00 16.--23. 0x01 " BC ,Base Class"
|
|
hexmask.tbyte 0x00 8.--15. 0x01 " SC ,Sub Class"
|
|
hexmask.tbyte 0x00 0.--7. 0x01 " PI ,Programming Interface"
|
|
group asd:0x120c++0x00
|
|
line.byte 0x00 "ATUCLSR,ATU Cacheline Size Register"
|
|
group asd:0x120d++0x00
|
|
line.byte 0x00 "ATULT,ATU Latency Timer Register"
|
|
hexmask.byte 0x00 3.--7. 0x01 " Lat ,Programming Latency Timer"
|
|
hexmask.byte 0x00 0.--2. 0x01 " Gran ,Latency Timer Granularity"
|
|
group asd:0x120e++0x00
|
|
line.byte 0x00 "ATUHTR,ATU Header Type Register"
|
|
bitfld.byte 0x00 7.--7. " Dev ,Single Function/Multi Function Device" "Sgl,Mul"
|
|
hexmask.byte 0x00 0.--6. 0x01 " HD ,PCI Header Type"
|
|
group asd:0x1210++0x03
|
|
line.long 0x00 "PIABAR0,Primary Inbound ATU Base Address Register 0"
|
|
hexmask.long 0x00 12.--31. 0x1000 " Addr ,Translation Base Address 0"
|
|
bitfld.long 0x00 3.--3. " Preft ,Prefetch Indicator" "no,yes"
|
|
bitfld.long 0x00 1.--2. " Type ,Type Indicator" "32b,res,64b,res"
|
|
bitfld.long 0x00 0.--0. " Mem ,Memory Space Indicator" "Mem,I/O"
|
|
group asd:0x122c++0x03
|
|
line.word 0x00 "ASVIR,ATU Subsystem Vendor ID Register"
|
|
line.word 0x02 "ASIR,ATU Subsystem ID Register"
|
|
group asd:0x1230++0x03
|
|
line.long 0x00 "ERBAR,Expansion ROM Base Address Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " Addr ,Expansion ROM Base Address"
|
|
bitfld.long 0x00 0.--0. " Dec ,Address Decode Enable" "dis,ena"
|
|
group asd:0x1234++0x00
|
|
line.byte 0x00 "ATU_Cap_Ptr,ATU Capability Pointer Register"
|
|
group asd:0x123c++0x00
|
|
line.byte 0x00 "ATUILR,ATU Interrupt Line Register"
|
|
group asd:0x123d++0x00
|
|
line.byte 0x00 "ATUIPR,ATU Interrupt Pin Register"
|
|
group asd:0x123e++0x00
|
|
line.byte 0x00 "ATUMGNT,ATU Minimum Grant Register"
|
|
group asd:0x123f++0x00
|
|
line.byte 0x00 "ATUMLAT,ATU Maximum Latency Register"
|
|
group asd:0x1240++0x07
|
|
line.long 0x00 "PIALR,Primary Inbound ATU Limit Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " Limit ,Primary Inbound Translation Limit"
|
|
line.long 0x04 "PIATVR,Primary Inbound ATU Translate Value Register"
|
|
hexmask.long 0x04 12.--31. 0x1000 " Value ,Primary Inbound ATU Translation Value"
|
|
group asd:0x1248++0x03
|
|
line.long 0x00 "SIABAR,Secondary Inbound ATU Base Address Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " Addr ,Secondary Inbound ATU Base Address"
|
|
bitfld.long 0x00 3.--3. " Preft ,Prefetch Indicator" "no,yes"
|
|
bitfld.long 0x00 1.--2. " Type ,Address type Indicator" "32b,res,64b,res"
|
|
bitfld.long 0x00 0.--0. " Mem ,Memory Space Indicator" "Mem,I/O"
|
|
group asd:0x124c++0x07
|
|
line.long 0x00 "SIALR,Secondary Inbound ATU Limit Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " Limit ,Secondary Inbound ATU Limit"
|
|
line.long 0x04 "SIATVR,Secondary Inbound ATU Translate Value Register"
|
|
hexmask.long 0x04 12.--31. 0x1000 " Value ,Secondary Inbound ATU Translate Value"
|
|
group asd:0x1254++0x13
|
|
line.long 0x00 "POMWTVR,Primary Outbound Memory Window Value Register"
|
|
hexmask.long 0x00 4.--31. 0x10 " Value ,Primary Outbound MW Value"
|
|
bitfld.long 0x00 0.--1. " BstOrd ,Burst Order" "00,01,10,11"
|
|
line.long 0x08 "POIOWTVR,Primary Outbound I/O Window Value Register"
|
|
hexmask.long 0x08 4.--31. 0x10 " Value , Primary Outbound I/O Window Value"
|
|
line.long 0x0c "PODWTVR,Primary Outbound DAC Window Value Register"
|
|
hexmask.long 0x0c 4.--31. 0x10 " Value , Primary Outbound DAC Window Value"
|
|
bitfld.long 0x0c 0.--1. " BstOdr ,Burst Order" "00,01,10,11"
|
|
line.long 0x10 "POUDR,Primary Outbound Upper 64-bit DAC Register"
|
|
group asd:0x1268++0x07
|
|
line.long 0x00 "SOMWVR,Secondary Outbound Memory Window Value Register"
|
|
hexmask.long 0x00 4.--31. 0x10 " Value ,Secondary Outbound Memory Window Value"
|
|
bitfld.long 0x00 0.--1. " BstOdr ,Burst Order" "00,01,10,11"
|
|
line.long 0x04 "SOIOWVR,Secondary Outbound I/O Window Value Register"
|
|
hexmask.long 0x04 4.--31. 0x10 " Value ,Secondary Outbound I/O Window Value"
|
|
group asd:0x1274++0x07
|
|
line.long 0x00 "ERLR,Expansion ROM Limit Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " ERLMT ,Expansion ROM Limit"
|
|
line.long 0x04 "ERTVR,Expansion ROM Translate Value Register"
|
|
hexmask.long 0x04 12.--31. 0x1000 " VAL ,Expansion ROM Translation Value"
|
|
group asd:0x1280++0x01
|
|
line.byte 0x00 "ATU_Cap_ID,ATU Capability Identifier Register"
|
|
line.byte 0x01 "ATU_Next_Ptr,ATU Next Item Pointer Register"
|
|
group asd:0x1282++0x03
|
|
line.word 0x00 "APMCR,ATU Power Management Capabilities Register"
|
|
hexmask.word 0x00 11.--15. 0x1 " PME ,PME_Support"
|
|
bitfld.word 0x00 10. " D2 ,D2_Support" "No,Yes"
|
|
bitfld.word 0x00 9. " D1 ,D1_Support" "No,Yes"
|
|
bitfld.word 0x00 6.--8. " AUXC ,Aux_Current" "000,001,010,011,100,101,110,111"
|
|
bitfld.word 0x00 5. " DSI ,DSI" "0,1"
|
|
bitfld.word 0x00 3. " PMEC ,PME Clock" "No,Yes"
|
|
bitfld.word 0x00 0.--2. " Ver ,Version" "000,001,010,011,100,101,110,111"
|
|
line.word 0x02 "APMCSR,ATU Power Management Control/Status Register"
|
|
bitfld.word 0x02 15. " PMES ,PME_Status" "0,1"
|
|
bitfld.word 0x02 8. " PMEE ,PME_En" "0,1"
|
|
bitfld.word 0x02 0.--1. " PS ,Power State" "D0,D1,D2,D3h"
|
|
group asd:0x1288++0x03
|
|
line.long 0x00 "ATUCR,ATU Configuration Register"
|
|
bitfld.long 0x00 21. " BFN ,Bridge Function Number" "0,1"
|
|
bitfld.long 0x00 20. " SDA ,SATU DRC Alias" "0,1"
|
|
bitfld.long 0x00 19. " PDA ,PATU DRC Alias" "0,1"
|
|
bitfld.long 0x00 18. " DAEN ,Direct Addressing Upper 2Gbytes Translation Enable" "Dis,Ena"
|
|
bitfld.long 0x00 17. " SMA ,S_SERR# Manual Assertion" "No,yes"
|
|
bitfld.long 0x00 16. " PMA ,P_SERR# Manual Assertion" "No,Yes"
|
|
bitfld.long 0x00 15. " ADTS ,ATU Discard Timer Status" "0,1"
|
|
textline " "
|
|
bitfld.long 0x00 12. " SBMU ,Secondary Bus Messaging Unit Access Enable" "Dis,Ena"
|
|
bitfld.long 0x00 10. " SIE ,S_SERR# Interrupt Enable" "Dis,Ena"
|
|
bitfld.long 0x00 9. " PIE ,P_SERR# Interrupt Enable" "Dis,Ena"
|
|
bitfld.long 0x00 8. " DAE ,Direct Addressing Enable" "Dis,Ena"
|
|
bitfld.long 0x00 7. " SDAS ,Secondary Direct Addressing Select" "0,1"
|
|
bitfld.long 0x00 2. " SOAE ,Secondary Outbound ATU Enable" "Dis,Ena"
|
|
bitfld.long 0x00 1. " POAE ,Primary Outbound ATU Enable" "Dis,Ena"
|
|
group asd:0x1290++0x03
|
|
line.long 0x00 "PATUISR,Primary ATU Interrupt Status Register"
|
|
bitfld.long 0x00 11. " PST ,Power State Transition" "Clr,Set"
|
|
bitfld.long 0x00 10. " PA ,P_SERR# Asserted" "No,Yes"
|
|
bitfld.long 0x00 9. " DPE ,Detected Parity Error" "No,Yes"
|
|
bitfld.long 0x00 07. " IBMA ,Internal Bus Master Abort" "No,Yes"
|
|
bitfld.long 0x00 04. " PD ,P_SERR# Detected" "No,Yes"
|
|
bitfld.long 0x00 03. " PMA ,PCI Master Abort" "No,Yes"
|
|
bitfld.long 0x00 02. " PTAM ,PCI Target Abort (master)" "No,Yes"
|
|
bitfld.long 0x00 01. " PTAT ,PCI Target Abort (target)" "No,Yes"
|
|
bitfld.long 0x00 00. " PMPE ,PCI Master Parity Error" "No,Yes"
|
|
group asd:0x1294++0x03
|
|
line.long 0x00 "SATUISR,Secondary ATU Interrupt Status Register"
|
|
bitfld.long 0x00 10. " SA ,S_SERR# Asserted " "No,Yes"
|
|
bitfld.long 0x00 09. " DPE ,Detected Parity Error" "No,Yes"
|
|
bitfld.long 0x00 07. " IBMA ,Internal Bus Master Abort" "No,Yes"
|
|
bitfld.long 0x00 04. " SD ,S_SERR# Detected" "No,Yes"
|
|
bitfld.long 0x00 03. " PMA ,PCI Master Abort" "No,Yes"
|
|
bitfld.long 0x00 02. " PTAM ,PCI Target Abort (master)" "No,Yes"
|
|
bitfld.long 0x00 01. " PTAT ,PCI Target Abort (target)" "No,Yes"
|
|
bitfld.long 0x00 00. " PMPE ,PCI Master Parity Error" "No,Yes"
|
|
group asd:0x1298++0x03
|
|
line.word 0x00 "SATUCMD,Secondary ATU Command Register"
|
|
bitfld.word 0x00 09. " FBtB ,Fast Back to Back Enable" "No,Yes"
|
|
bitfld.word 0x00 08. " SE ,S_SERR# Enable" "Dis,Ena"
|
|
bitfld.word 0x00 07. " WCC ,Wait Cycle Control " "No,Yes"
|
|
bitfld.word 0x00 06. " PER ,Parity Error Response" "No,Yes"
|
|
bitfld.word 0x00 05. " VPSE ,VGA Palette Snoop Enable" "Dis,Ena"
|
|
bitfld.word 0x00 04. " MWIE ,Memory Write and Invalidate Enable" "Dis,Ena"
|
|
bitfld.word 0x00 03. " SCE ,Special Cycle Enable" "Dis,Ena"
|
|
bitfld.word 0x00 02. " BME ,Bus Master Enable" "Dis,Ena"
|
|
bitfld.word 0x00 01. " ME ,Memory Enable" "Dis,Ena"
|
|
bitfld.word 0x00 00. " IOE ,I/O Space Enable" "Dis,Ena"
|
|
line.word 0x02 "SATUSR,Secondary ATU Command Register"
|
|
bitfld.word 0x02 15. " PED ,Detected Parity Error" "No,Yes"
|
|
bitfld.word 0x02 14. " SA ,S_SERR# Asserted" "No,Yes"
|
|
bitfld.word 0x02 13. " MA ,Master Abort" "No,Yes"
|
|
bitfld.word 0x02 12. " TAM ,Target Abort (master)" "No,Yes"
|
|
bitfld.word 0x02 11. " TAT ,Target Abort (target)" "No,Yes"
|
|
bitfld.word 0x02 8. " MPE ,Master Parity Error" "No,Yes"
|
|
group asd:0x129c++0x03
|
|
line.long 0x00 "SODWVR,Secondary Outbound DAC Window Value Register"
|
|
hexmask.long 0x00 4.--31. 0x1 " VAL ,Secondary Outbound DAC Window Value"
|
|
bitfld.long 0x00 0.--1. " BstOrd ,Burst Order" "00,01,10,11"
|
|
group asd:0x12a0++0x03
|
|
line.long 0x00 "SOUDR,Secondary Outbound Upper 64-bit DAC Register"
|
|
group asd:0x12a4++0x03
|
|
line.long 0x00 "POCCAR,Primary Outbound Configuration Cycle Address Register"
|
|
group asd:0x12a8++0x03
|
|
line.long 0x00 "SOCCAR,Secondary Outbound Configuration Cycle Address Register"
|
|
group asd:0x12ac++0x03
|
|
line.long 0x00 "POCCDR,Primary Outbound Configuration Cycle Data Register"
|
|
group asd:0x12b0++0x03
|
|
line.long 0x00 "SOCCDR,Secondary Outbound Configuration Cycle Data Register"
|
|
group asd:0x12b4++0x03
|
|
line.long 0x00 "PAQCR,Primary ATU Queue Control Register"
|
|
bitfld.long 0x00 4.--5. " MWS ,Memory Write Non-Full State" ">=8B,>=16B,>=32B,Res"
|
|
group asd:0x12b8++0x03
|
|
line.long 0x00 "SAQCR,Secondary ATU Queue Control Register"
|
|
bitfld.long 0x00 4.--5. " MWS ,Memory Write Non-Full State" ">=8B,>=16B,>=32B,Res"
|
|
group asd:0x12bc++0x03
|
|
line.long 0x00 "PATUIMR,Primary ATU Interrupt Mask Register"
|
|
bitfld.long 0x00 08. " PSTIM ,Power State Transition Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 07. " DPEIM ,PATU Detected Parity Error Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 06. " PAIM ,PATU P_SERR# Asserted Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 05. " PMAIM ,PATU PCI Master Abort Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 04. " PTAMIM ,PATU PCI Target Abort (Master) Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 03. " PTATIM ,PATU PCI Target Abort (Target) Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 02. " PMPEIM ,PATU PCI Master Parity Error Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 01. " PAIE ,Primary ATU Inbound Error P_SERR# Enable" "Dis,Ena"
|
|
bitfld.long 0x00 00. " PAETAE ,Primary ATU ECC Target Abort Enable" "Dis,Ena"
|
|
group asd:0x12c0++0x03
|
|
line.long 0x00 "SATUIMR,Secondary ATU Interrupt Mask Register"
|
|
bitfld.long 0x00 07. " DPEIM ,SATU Detected Parity Error Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 06. " SAIM ,SATU S_SERR# Asserted Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 05. " PMAIM ,SATU PCI Master Abort Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 04. " PTAMIM ,SATU PCI Target Abort (Master) Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 03. " PTATIM ,SATU PCI Target Abort (Target) Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 02. " PMPEIM ,SATU PCI Master Parity Error Interrupt Mask" "No,Yes"
|
|
bitfld.long 0x00 01. " IESE ,Secondary ATU Inbound Error S_SERR# Enable" "Dis,Ena"
|
|
bitfld.long 0x00 00. " ETAE ,Secondary ATU ECC Target Abort Enable" "Dis,Ena"
|
|
width 8.
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312, 80321
|
|
; State: ok
|
|
;
|
|
; Messaging Unit
|
|
;
|
|
; 0x1000 Base Address
|
|
; 80312. Chip Identification
|
|
;
|
|
; --------------------------------------------------------------------------------
|
|
tree "Messaging Unit"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:(0x1000+0x310)++0x07
|
|
line.long 0x00 "IMR0,Inbound Message Register"
|
|
line.long 0x04 "IMR1,Inbound Message Register"
|
|
group asd:(0x1000+0x318)++0x07
|
|
line.long 0x00 "OMR0,Outbound Message Register"
|
|
line.long 0x04 "OMR1,Outbound Message Register"
|
|
; *** 80321 ***
|
|
if (80312.==80321.)||(80312.==80331.)
|
|
group asd:(0x1000+0x320)++0x0b
|
|
line.long 0x00 "IDR,Inbound Doorbell Register"
|
|
bitfld.long 0x00 31.--31. " ErrInt ,Error Interrupt" "no,yes"
|
|
hexmask.long 0x00 0.--30. 0x01 " NorInt ,Normal Interrupt"
|
|
line.long 0x04 "IISR,Inbound Interrupt Status Register"
|
|
bitfld.long 0x04 6.--6. " IdxReg ,Index Register Interrupt" "no,yes"
|
|
bitfld.long 0x04 5.--5. " OFull ,Outbound Free Queue Full Interrupt" "no,yes"
|
|
bitfld.long 0x04 4.--4. " IPost ,Inbound Post Queue Interrupt" "no,yes"
|
|
bitfld.long 0x04 3.--3. " EDoor ,Error Doorbell Interrupt" "no,yes"
|
|
bitfld.long 0x04 2.--2. " IDoor ,Inbound Doorbell Interrupt" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 1.--1. "Msg1 ,Inbound Message 1 Interrupt" "no,yes"
|
|
bitfld.long 0x04 0.--0. " Msg0 ,Inbound Message 0 Interrupt" "no,yes"
|
|
line.long 0x08 "IIMR,Inbound Interrupt Mask Register"
|
|
bitfld.long 0x08 6.--6. " IdxReg ,Index Register Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 5.--5. " OFull ,Outbound Free Queue Full Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 4.--4. " IPost ,Inbound Post Queue Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 3.--3. " EDoor ,Error Doorbell Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 2.--2. " IDoor ,Inbound Doorbell Interrupt Mask" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x08 1.--1. "Msg1 ,Inbound Message 1 Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 0.--0. " Msg0 ,Inbound Message 0 Interrupt Mask" "no,yes"
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:(0x1000+0x320)++0x0b
|
|
line.long 0x00 "IDR,Inbound Doorbell Register"
|
|
bitfld.long 0x00 31.--31. " IRQ# ,IRQ# Interrupt" "no,yes"
|
|
hexmask.long 0x00 0.--30. 0x01 " FIQ# ,FIQ# Interrupt"
|
|
line.long 0x04 "IISR,Inbound Interrupt Status Register"
|
|
bitfld.long 0x04 6.--6. " IdxReg ,Index Register Interrupt" "no,yes"
|
|
bitfld.long 0x04 5.--5. " OFull ,Outbound Free Queue Full Interrupt" "no,yes"
|
|
bitfld.long 0x04 4.--4. " IPost ,Inbound Post Queue Interrupt" "no,yes"
|
|
bitfld.long 0x04 3.--3. " IRQDoor ,IRQ Doorbell Interrupt" "no,yes"
|
|
bitfld.long 0x04 2.--2. " IDoor ,Inbound Doorbell Interrupt" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 1.--1. " Msg1 ,Inbound Message 1 Interrupt" "no,yes"
|
|
bitfld.long 0x04 0.--0. " Msg0 ,Inbound Message 0 Interrupt" "no,yes"
|
|
line.long 0x08 "IIMR,Inbound Interrupt Mask Register"
|
|
bitfld.long 0x08 6.--6. " IdxReg ,Index Register Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 5.--5. " OFull ,Outbound Free Queue Full Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 4.--4. " IPost ,Inbound Post Queue Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 3.--3. " IRQDoor ,IRQ Doorbell Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 2.--2. " IDoor ,Inbound Doorbell Interrupt Mask" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x08 1.--1. " Msg1 ,Inbound Message 1 Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 0.--0. " Msg0 ,Inbound Message 0 Interrupt Mask" "no,yes"
|
|
endif
|
|
; *** 80321 ***
|
|
if (80312.==80321.)||(80312.==80331.)
|
|
group asd:(0x1000+0x32c)++0x0b
|
|
line.long 0x00 "ODR,Outbound Doorbell Register"
|
|
bitfld.long 0x00 28.--28. " PCI-A ,PCI Interrupt A" "no,yes"
|
|
hexmask.long 0x00 0.--27. 0x01 " SW ,Software Interrupt"
|
|
line.long 0x04 "OISR,Outbound Interrupt Status Register"
|
|
bitfld.long 0x04 4.--4. " PCI-A ,PCI Interrupt A" "no,yes"
|
|
bitfld.long 0x04 3.--3. " OPost ,Outbound Post Queue Interrupt" "no,yes"
|
|
bitfld.long 0x04 2.--2. " ODoor ,Outbound Doorbell Interrupt" "no,yes"
|
|
bitfld.long 0x04 1.--1. "Msg1 ,Outbound Message 1 Interrupt" "no,yes"
|
|
bitfld.long 0x04 0.--0. " Msg0 ,Outbound Message 0 Interrupt" "no,yes"
|
|
line.long 0x08 "OIMR,Outbound Interrupt Mask Register"
|
|
bitfld.long 0x08 4.--4. " PCI-A ,PCI Interrupt A Mask" "no,yes"
|
|
bitfld.long 0x08 3.--3. " OPost ,Outbound Post Queue Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 2.--2. " ODoor ,Outbound Doorbell Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 1.--1. "Msg1 ,Outbound Message 1 Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 0.--0. " Msg0 ,Outbound Message 0 Interrupt Mask" "no,yes"
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:(0x1000+0x32c)++0x0b
|
|
line.long 0x00 "ODR,Outbound Doorbell Register"
|
|
bitfld.long 0x00 31.--31. " PCI-D ,PCI Interrupt D" "no,yes"
|
|
bitfld.long 0x00 30.--30. " PCI-C ,PCI Interrupt C" "no,yes"
|
|
bitfld.long 0x00 29.--29. " PCI-B ,PCI Interrupt B" "no,yes"
|
|
bitfld.long 0x00 28.--28. " PCI-A ,PCI Interrupt A" "no,yes"
|
|
hexmask.long 0x00 0.--27. 0x01 " SW ,Software Interrupt"
|
|
line.long 0x04 "OISR,Outbound Interrupt Status Register"
|
|
bitfld.long 0x04 7.--7. " PCI-D ,PCI Interrupt D" "no,yes"
|
|
bitfld.long 0x04 6.--6. " PCI-C ,PCI Interrupt C" "no,yes"
|
|
bitfld.long 0x04 5.--5. " PCI-B ,PCI Interrupt B" "no,yes"
|
|
bitfld.long 0x04 4.--4. " PCI-A ,PCI Interrupt A" "no,yes"
|
|
bitfld.long 0x04 3.--3. " OPost ,Outbound Post Queue Interrupt" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 2.--2. " ODoor ,Outbound Doorbell Interrupt" "no,yes"
|
|
bitfld.long 0x04 1.--1. " Msg1 ,Outbound Message 1 Interrupt" "no,yes"
|
|
bitfld.long 0x04 0.--0. " Msg0 ,Outbound Message 0 Interrupt" "no,yes"
|
|
line.long 0x08 "OIMR,Outbound Interrupt Mask Register"
|
|
bitfld.long 0x08 7.--7. " PCI-D ,PCI Interrupt D Mask" "no,yes"
|
|
bitfld.long 0x08 6.--6. " PCI-C ,PCI Interrupt C Mask" "no,yes"
|
|
bitfld.long 0x08 5.--5. " PCI-B ,PCI Interrupt B Mask" "no,yes"
|
|
bitfld.long 0x08 4.--4. " PCI-A ,PCI Interrupt A Mask" "no,yes"
|
|
bitfld.long 0x08 3.--3. " OPost ,Outbound Post Queue Interrupt Mask" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x08 2.--2. " ODoor ,Outbound Doorbell Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 1.--1. " Msg1 ,Outbound Message 1 Interrupt Mask" "no,yes"
|
|
bitfld.long 0x08 0.--0. " Msg0 ,Outbound Message 0 Interrupt Mask" "no,yes"
|
|
endif
|
|
group asd:(0x1000+0x350)++0x03
|
|
line.long 0x00 "MUCR,MU Configuration Register"
|
|
bitfld.long 0x00 1.--5. " Size ,Circular Queue Size" "res,4K (16kbytes),8K (32kbytes),res,16K (64kbytes),res,res,res,32K (128kbytes),res,res,res,res,res,res,res,64K (256kbytes),res,res,res,res,res,res,res,res,?..."
|
|
bitfld.long 0x00 0.--0. " Que ,Circular Queue Enable" "dis,ena"
|
|
group asd:(0x1000+0x354)++0x03
|
|
line.long 0x00 "QBAR,Queue Base Address Register"
|
|
hexmask.long 0x00 20.--31. 0x0100000 " Addr ,Queue Base Address"
|
|
group asd:(0x1000+0x360)++0x0f
|
|
line.long 0x00 "IFHPR,Inbound Free Head Pointer Register"
|
|
hexmask.long 0x00 20.--31. 0x0100000 " Base ,Queue Base Address"
|
|
hexmask.long 0x00 2.--19. 0x0000004 " Head ,Inbound Free Head Pointer"
|
|
line.long 0x04 "IFTPR,Inbound Free Tail Pointer Register"
|
|
hexmask.long 0x04 20.--31. 0x0100000 " Base ,Queue Base Address"
|
|
hexmask.long 0x04 2.--19. 0x0000004 " Tail ,Inbound Free Tail Pointer"
|
|
line.long 0x08 "IPHPR,Inbound Post Head Pointer Register"
|
|
hexmask.long 0x08 20.--31. 0x0100000 " Base ,Queue Base Address"
|
|
hexmask.long 0x08 2.--19. 0x0000004 " Head ,Inbound Post Head Pointer"
|
|
line.long 0x0c "IPTPR,Inbound Post Tail Pointer Register"
|
|
hexmask.long 0x0c 20.--31. 0x0100000 " Base ,Queue Base Address"
|
|
hexmask.long 0x0c 2.--19. 0x0000004 " Tail ,Inbound Post Tail Pointer"
|
|
group asd:(0x1000+0x370)++0x0f
|
|
line.long 0x00 "OFHPR,Outbound Free Head Pointer Register"
|
|
hexmask.long 0x00 20.--31. 0x0100000 " Base ,Queue Base Address"
|
|
hexmask.long 0x00 2.--19. 0x0000004 " Head ,Outbound Free Head Pointer"
|
|
line.long 0x04 "OFTPR,Outbound Free Tail Pointer Register"
|
|
hexmask.long 0x04 20.--31. 0x0100000 " Base ,Queue Base Address"
|
|
hexmask.long 0x04 2.--19. 0x0000004 " Tail ,Outbound Free Tail Pointer"
|
|
line.long 0x08 "OPHPR,Outbound Post Head Pointer Register"
|
|
hexmask.long 0x08 20.--31. 0x0100000 " Base ,Queue Base Address"
|
|
hexmask.long 0x08 2.--19. 0x0000004 " Head ,Outbound Post Head Pointer"
|
|
line.long 0x0c "OPTPR,Outbound Post Tail Pointer Register"
|
|
hexmask.long 0x0c 20.--31. 0x0100000 " Base ,Queue Base Address"
|
|
hexmask.long 0x0c 2.--19. 0x0000004 " Tail ,Outbound Post Tail Pointer"
|
|
group asd:(0x1000+0x380)++0x03
|
|
line.long 0x00 "IAR,Index Address Register"
|
|
hexmask.long 0x00 2.--11. 0x0000004 " Addr ,Index Address"
|
|
tree.end
|
|
tree "DMA Controller"
|
|
; --------------------------------------------------------------------------------
|
|
; 80312, 80321, 80331,
|
|
; State: ok
|
|
;
|
|
; 803xx_dma 0x1400 0 80312.
|
|
;
|
|
; 0x1400 Base Address
|
|
; 0 Channel Number
|
|
; 80312. Chip Identification
|
|
;
|
|
; --------------------------------------------------------------------------------
|
|
;tree "DMA Controller" has to be out of this file
|
|
; --------------------------------------------------------------------------------
|
|
width 12.
|
|
group asd:0x1400++0x27 "Channel 0"
|
|
line.long 0x00 "CCR,Channel Control Register"
|
|
bitfld.long 0x00 1.--1. " CR ,Chain Resume" "no,yes"
|
|
bitfld.long 0x00 0.--0. " CH ,Channel Enable" "dis,ena"
|
|
; *** 80321 ***
|
|
if (80312.==80321.)||(80312.==80331.)
|
|
group asd:0x1400++0x27
|
|
line.long 0x04 "CSR,Channel Status Register"
|
|
bitfld.long 0x04 10.--10. " CA ,Channel Active Flag" "no,yes"
|
|
bitfld.long 0x04 9.--9. " EOT ,End of Transfer Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 8.--8. " EOC ,End of Chain Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 5.--5. " Int-MA ,Internal Bus Master-Abort Flag" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 3.--3. " MA ,PCI Master-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 2.--2. " TA ,PCI Target-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 1.--1. " Split-Err ,Unknown PCI-X Split Transaction Error" "no,yes"
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:0x1400++0x27
|
|
line.long 0x04 "CSR,Channel Status Register"
|
|
bitfld.long 0x04 10.--10. " CA ,Channel Active Flag" "no,yes"
|
|
bitfld.long 0x04 9.--9. " EOT ,End of Transfer Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 8.--8. " EOC ,End of Chain Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 5.--5. " Int-MA ,Internal Bus Master-Abort Flag" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 3.--3. " MA ,PCI Master-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 2.--2. " TA ,PCI Target-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 0.--0. " PPE ,PCI Parity Error Flag" "no,yes"
|
|
endif
|
|
group asd:0x1400++0x27
|
|
line.long 0x0c "DAR,Descriptor Address Register"
|
|
hexmask.long 0x0c 5.--31. 0x20 " Addr ,Current Descriptor Address"
|
|
line.long 0x10 "NDAR,Next Descriptor Address Register"
|
|
hexmask.long 0x10 5.--31. 0x20 " Addr ,Next Descriptor Address"
|
|
line.long 0x14 "PADR,PCI Address Register"
|
|
line.long 0x18 "PUADR,PCI Upper Address Register"
|
|
line.long 0x1c "LADR,Local Address Register"
|
|
line.long 0x20 "BCR,Byte Count Register"
|
|
hexmask.long 0x20 0.--23. 0x01 " Cnt ,Byte Count"
|
|
; *** 80321 ***
|
|
if (80312.==80321.)
|
|
group asd:0x1400++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 6.--6. " Mem-Mem ,Memory-to-Memory Transfer Enable" "dis,ena"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " CMD ,PCI Command" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:0x1400++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " CMD ,PCI Command" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
; *** 80331 ***
|
|
elif (80312.==80331.)
|
|
group asd:0x1400++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 31.--31. " CTC ,CRC Transfer Complete" "no,yes"
|
|
bitfld.long 0x24 9.--9. " CSD ,CRC Seed Disable" "ena,dis"
|
|
bitfld.long 0x24 8.--8. " CGE ,CRC Generation Enable" "dis,ena"
|
|
bitfld.long 0x24 7.--7. " CDTD ,CRC Data Transfer Disable" "ena,dis"
|
|
bitfld.long 0x24 6.--6. " Mem-Mem ,Memory-to-Memory Transfer Enable" "dis,ena"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " TRANS ,PCI Transaction" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
endif
|
|
width 8.
|
|
;tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312, 80321, 80331,
|
|
; State: ok
|
|
;
|
|
; 803xx_dma 0x1440 1 80312.
|
|
;
|
|
; 0x1440 Base Address
|
|
; 1 Channel Number
|
|
; 80312. Chip Identification
|
|
;
|
|
; --------------------------------------------------------------------------------
|
|
;tree "DMA Controller" has to be out of this file
|
|
; --------------------------------------------------------------------------------
|
|
width 12.
|
|
group asd:0x1440++0x27 "Channel 1"
|
|
line.long 0x00 "CCR,Channel Control Register"
|
|
bitfld.long 0x00 1.--1. " CR ,Chain Resume" "no,yes"
|
|
bitfld.long 0x00 0.--0. " CH ,Channel Enable" "dis,ena"
|
|
; *** 80321 ***
|
|
if (80312.==80321.)||(80312.==80331.)
|
|
group asd:0x1440++0x27
|
|
line.long 0x04 "CSR,Channel Status Register"
|
|
bitfld.long 0x04 10.--10. " CA ,Channel Active Flag" "no,yes"
|
|
bitfld.long 0x04 9.--9. " EOT ,End of Transfer Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 8.--8. " EOC ,End of Chain Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 5.--5. " Int-MA ,Internal Bus Master-Abort Flag" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 3.--3. " MA ,PCI Master-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 2.--2. " TA ,PCI Target-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 1.--1. " Split-Err ,Unknown PCI-X Split Transaction Error" "no,yes"
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:0x1440++0x27
|
|
line.long 0x04 "CSR,Channel Status Register"
|
|
bitfld.long 0x04 10.--10. " CA ,Channel Active Flag" "no,yes"
|
|
bitfld.long 0x04 9.--9. " EOT ,End of Transfer Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 8.--8. " EOC ,End of Chain Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 5.--5. " Int-MA ,Internal Bus Master-Abort Flag" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 3.--3. " MA ,PCI Master-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 2.--2. " TA ,PCI Target-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 0.--0. " PPE ,PCI Parity Error Flag" "no,yes"
|
|
endif
|
|
group asd:0x1440++0x27
|
|
line.long 0x0c "DAR,Descriptor Address Register"
|
|
hexmask.long 0x0c 5.--31. 0x20 " Addr ,Current Descriptor Address"
|
|
line.long 0x10 "NDAR,Next Descriptor Address Register"
|
|
hexmask.long 0x10 5.--31. 0x20 " Addr ,Next Descriptor Address"
|
|
line.long 0x14 "PADR,PCI Address Register"
|
|
line.long 0x18 "PUADR,PCI Upper Address Register"
|
|
line.long 0x1c "LADR,Local Address Register"
|
|
line.long 0x20 "BCR,Byte Count Register"
|
|
hexmask.long 0x20 0.--23. 0x01 " Cnt ,Byte Count"
|
|
; *** 80321 ***
|
|
if (80312.==80321.)
|
|
group asd:0x1440++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 6.--6. " Mem-Mem ,Memory-to-Memory Transfer Enable" "dis,ena"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " CMD ,PCI Command" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:0x1440++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " CMD ,PCI Command" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
; *** 80331 ***
|
|
elif (80312.==80331.)
|
|
group asd:0x1440++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 31.--31. " CTC ,CRC Transfer Complete" "no,yes"
|
|
bitfld.long 0x24 9.--9. " CSD ,CRC Seed Disable" "ena,dis"
|
|
bitfld.long 0x24 8.--8. " CGE ,CRC Generation Enable" "dis,ena"
|
|
bitfld.long 0x24 7.--7. " CDTD ,CRC Data Transfer Disable" "ena,dis"
|
|
bitfld.long 0x24 6.--6. " Mem-Mem ,Memory-to-Memory Transfer Enable" "dis,ena"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " TRANS ,PCI Transaction" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
endif
|
|
width 8.
|
|
;tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312, 80321, 80331,
|
|
; State: ok
|
|
;
|
|
; 803xx_dma 0x1480 2 80312.
|
|
;
|
|
; 0x1480 Base Address
|
|
; 2 Channel Number
|
|
; 80312. Chip Identification
|
|
;
|
|
; --------------------------------------------------------------------------------
|
|
;tree "DMA Controller" has to be out of this file
|
|
; --------------------------------------------------------------------------------
|
|
width 12.
|
|
group asd:0x1480++0x27 "Channel 2"
|
|
line.long 0x00 "CCR,Channel Control Register"
|
|
bitfld.long 0x00 1.--1. " CR ,Chain Resume" "no,yes"
|
|
bitfld.long 0x00 0.--0. " CH ,Channel Enable" "dis,ena"
|
|
; *** 80321 ***
|
|
if (80312.==80321.)||(80312.==80331.)
|
|
group asd:0x1480++0x27
|
|
line.long 0x04 "CSR,Channel Status Register"
|
|
bitfld.long 0x04 10.--10. " CA ,Channel Active Flag" "no,yes"
|
|
bitfld.long 0x04 9.--9. " EOT ,End of Transfer Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 8.--8. " EOC ,End of Chain Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 5.--5. " Int-MA ,Internal Bus Master-Abort Flag" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 3.--3. " MA ,PCI Master-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 2.--2. " TA ,PCI Target-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 1.--1. " Split-Err ,Unknown PCI-X Split Transaction Error" "no,yes"
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:0x1480++0x27
|
|
line.long 0x04 "CSR,Channel Status Register"
|
|
bitfld.long 0x04 10.--10. " CA ,Channel Active Flag" "no,yes"
|
|
bitfld.long 0x04 9.--9. " EOT ,End of Transfer Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 8.--8. " EOC ,End of Chain Interrupt Flag" "no,yes"
|
|
bitfld.long 0x04 5.--5. " Int-MA ,Internal Bus Master-Abort Flag" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 3.--3. " MA ,PCI Master-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 2.--2. " TA ,PCI Target-Abort Flag" "no,yes"
|
|
bitfld.long 0x04 0.--0. " PPE ,PCI Parity Error Flag" "no,yes"
|
|
endif
|
|
group asd:0x1480++0x27
|
|
line.long 0x0c "DAR,Descriptor Address Register"
|
|
hexmask.long 0x0c 5.--31. 0x20 " Addr ,Current Descriptor Address"
|
|
line.long 0x10 "NDAR,Next Descriptor Address Register"
|
|
hexmask.long 0x10 5.--31. 0x20 " Addr ,Next Descriptor Address"
|
|
line.long 0x14 "PADR,PCI Address Register"
|
|
line.long 0x18 "PUADR,PCI Upper Address Register"
|
|
line.long 0x1c "LADR,Local Address Register"
|
|
line.long 0x20 "BCR,Byte Count Register"
|
|
hexmask.long 0x20 0.--23. 0x01 " Cnt ,Byte Count"
|
|
; *** 80321 ***
|
|
if (80312.==80321.)
|
|
group asd:0x1480++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 6.--6. " Mem-Mem ,Memory-to-Memory Transfer Enable" "dis,ena"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " CMD ,PCI Command" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
; *** 80312 ***
|
|
elif (80312.==80312.)
|
|
group asd:0x1480++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " CMD ,PCI Command" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
; *** 80331 ***
|
|
elif (80312.==80331.)
|
|
group asd:0x1480++0x27
|
|
line.long 0x24 "DCR,Descriptor Control Register"
|
|
bitfld.long 0x24 31.--31. " CTC ,CRC Transfer Complete" "no,yes"
|
|
bitfld.long 0x24 9.--9. " CSD ,CRC Seed Disable" "ena,dis"
|
|
bitfld.long 0x24 8.--8. " CGE ,CRC Generation Enable" "dis,ena"
|
|
bitfld.long 0x24 7.--7. " CDTD ,CRC Data Transfer Disable" "ena,dis"
|
|
bitfld.long 0x24 6.--6. " Mem-Mem ,Memory-to-Memory Transfer Enable" "dis,ena"
|
|
bitfld.long 0x24 5.--5. " DAC ,Dual Address Cycle Enable" "dis,ena"
|
|
bitfld.long 0x24 4.--4. " IE ,Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x24 0.--3. " TRANS ,PCI Transaction" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
endif
|
|
width 8.
|
|
;tree.end
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312
|
|
; State: ok
|
|
; --------------------------------------------------------------------------------
|
|
tree "Memory Controller"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:0x1564--0x1567
|
|
line.long 0x00 "MCISR,Memory Controller Interrupt Status Register"
|
|
bitfld.long 0x0 2. " ECCN ,ECC Error n" "no,yes"
|
|
bitfld.long 0x0 1. " ECC1 ,ECC Error 1" "no,yes"
|
|
bitfld.long 0x0 0. " ECC0 ,ECC Error 0" "no,yes"
|
|
group asd:0x1568--0x156b
|
|
line.long 0x00 "RFR,Refresh Frequency Register"
|
|
group asd:0x1500--0x1513 "SDRAM"
|
|
line.long 0x00 "SDIR,SDRAM Initialization Register"
|
|
bitfld.long 0x0 0.--2. " Cmd ,Special SDRAM Command" "Lat 2,Lat 3,Precharge,NOP,Autorefresh,undef,normal,normal"
|
|
line.long 0x04 "SDCR,SDRAM Control Register"
|
|
bitfld.long 0x4 11.--12. " A&C ,Address and Control Drive Strength" "00,01,10,11"
|
|
bitfld.long 0x4 9.--10. " DM ,Data Mask Drive Strength" "00,01,10,11"
|
|
bitfld.long 0x4 7.--8. " CE1 ,Chip Enable 1 Drive Strength" "00,01,10,11"
|
|
bitfld.long 0x4 5.--6. " CE0 ,Chip Enable 0 Drive Strength" "00,01,10,11"
|
|
bitfld.long 0x4 3.--4. " DB ,Data Bus Drive Strength" "00,01,10,11"
|
|
line.long 0x08 "SDBR,SDRAM Base Register"
|
|
hexmask.long 0x8 25.--31. 0x2000000 " Addr ,SDRAM Base Address"
|
|
line.long 0x0c "SBR0,SDRAM Bank 0 Size Register"
|
|
hexmask.long 0xc 3.--7. 0x2000000 " Boundary ,SDRAM Boundary Bank 0"
|
|
line.long 0x10 "SBR1,SDRAM Bank 1 Size Register"
|
|
hexmask.long 0x10 3.--7. 0x2000000 " Boundary ,SDRAM Boundary Bank 1"
|
|
group asd:0x1534--0x154b "ECC"
|
|
line.long 0x00 "ECCR,ECC Control Register"
|
|
bitfld.long 0x0 2. " SBEC ,Single Bit Error Correction" "Dis,Ena"
|
|
bitfld.long 0x0 1. " MBER ,Multi-Bit Error Reporting" "Dis,Ena"
|
|
bitfld.long 0x0 0. " SBER ,Single Bit Error Reporting" "Dis,Ena"
|
|
line.long 0x04 "ELOG0,ECC Log 0 Register"
|
|
bitfld.long 0x4 16.--18. " Master ,ECC Error Master: Indicates the master of the logged error" "PriATU/ExpROM/MsgUnit,DMA 0,DMA 1,SecATU, DMA 2, CIU, AAU,Reserved"
|
|
bitfld.long 0x4 12. " R/W ,Indicates when the error occured during read or write" "Read,Write"
|
|
bitfld.long 0x4 8. "Type ,ECC Error Type" "SingleBitErr,MultiBitErr"
|
|
hexmask.long 0x4 0.--7. 0x1 " Syndrome ,Syndrome value that indicates the error"
|
|
line.long 0x08 "ELOG1,ECC Log 1 Register"
|
|
bitfld.long 0x8 16.--18. " Master ,ECC Error Master: Indicates the master of the logged error" "PriATU/ExpROM/MsgUnit,DMA 0,DMA 1,SecATU,DMA 2,CIU, AAU, Reserved"
|
|
bitfld.long 0x8 12. " R/W ,Indicates when the error occured during read or write" "Read,Write"
|
|
bitfld.long 0x8 8. "Type ,ECC Error Type" "SingleBitErr,MultiBitErr"
|
|
hexmask.long 0x8 0.--7. 0x1 " Syndrome ,Syndrome value that indicates the error"
|
|
line.long 0x0c "ECAR0,ECC Address 0 Register"
|
|
hexmask.long 0xc 2.--31. 0x4 " Addr ,Error Address"
|
|
line.long 0x10 "ECAR1,ECC Address 1 Register"
|
|
hexmask.long 0x10 2.--31. 0x4 " Addr ,Error Address"
|
|
line.long 0x14 "ECTST,ECC Test Register"
|
|
hexmask.long 0x14 0.--7. 0x1 " ECCMSK ,ECC is XORED with ECC mask"
|
|
group asd:0x154c--0x1563 "Flash"
|
|
line.long 0x00 "FEBR0,Flash Base 0 Register"
|
|
hexmask.long 0x0 16.--31. 0x10000 " Addr ,Flash Base Address"
|
|
line.long 0x04 "FEBR1,Flash Base 1 Register"
|
|
hexmask.long 0x4 16.--31. 0x10000 " Addr ,Flash Base Address"
|
|
line.long 0x08 "FBSR0,Flash Bank 0 Size Register"
|
|
bitfld.long 0x08 0.--3. " Size ,Flash Bank Size" "BankDis,64kB,128kB,256kB,512kB,1MB,2MB,4MB,8MB,8MB,8MB,8MB,8MB,8MB,8MB,8MB"
|
|
line.long 0x0c "FBSR1,Flash Bank 1 Size Register"
|
|
bitfld.long 0x0c 0.--3. " Size ,Flash Bank Size" "BankDis,64kB,128kB,256kB,512kB,1MB,2MB,4MB,8MB,8MB,8MB,8MB,8MB,8MB,8MB,8MB"
|
|
line.long 0x10 "FWSR0,Flash Wait State 0 Register"
|
|
bitfld.long 0x10 4.--6. " Rec ,Recovery Cycle Wait States" "1,4,8,12,16,20,20,20"
|
|
bitfld.long 0x10 0.--2. " AD ,Address-to-Data Wait States" "4,8,12,16,20,20,20,20"
|
|
line.long 0x14 "FWSR1,Flash Wait State 1 Register"
|
|
bitfld.long 0x14 4.--6. " Rec ,Recovery Cycle Wait States" "1,4,8,12,16,20,20,20"
|
|
bitfld.long 0x14 0.--2. " AD ,Address-to-Data Wait States" "4,8,12,16,20,20,20,20"
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312
|
|
; State: preliminary
|
|
; --------------------------------------------------------------------------------
|
|
tree "Internal Arbitration Unit"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:0x104c++0x03
|
|
line.long 0x00 "SACR,Secondary Arbitration Control Register"
|
|
bitfld.long 0x00 12.--13. " DEV5P ,Device 5 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 10.--11. " DEV4P ,Device 4 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 8.--9. " DEV3P ,Device 3 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 6.--7. " DEV2P ,Device 2 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 4.--5. " DEV1P ,Device 1 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 2.--3. " DEV0P ,Device 0 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 0.--1. " SPIP ,Secondary PCI Interface Priority (Bridge/DMA Channel 2/Secondary ATU)" "High,Medium,Low,Dis"
|
|
group asd:0x1600++0x03
|
|
line.long 0x00 "IACR,Internal Arbitration Control Register"
|
|
bitfld.long 0x00 12.--13. " AAP ,Application Accelerator Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 10.--11. " CIUP ,CIU Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 8.--9. " DMA2P ,DMA Channel 2 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 6.--7. " DMA1P ,DMA Channel 1 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 4.--5. " DMA0P ,DMA Channel 0 Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 2.--3. " SAP ,Secondary ATU Priority" "High,Medium,Low,Dis"
|
|
bitfld.long 0x00 0.--1. " PAMP ,Primary ATU and Messaging Unit Priority" "High,Medium,Low,Dis"
|
|
group asd:0x1604++0x03
|
|
line.long 0x00 "MTLR,Master Timer Latency Register"
|
|
hexmask.long 0x00 0.--11. 1. " MLTPV ,Master Latency Timer Preload Value"
|
|
group asd:0x1608++0x03
|
|
line.long 0x00 "MTTR,Multi-Transaction Timer Register"
|
|
hexmask.long 0x00 0.--7. 1. " MTTPV ,Multi-Transaction Timer Preload Value"
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312
|
|
; State: preliminary
|
|
; --------------------------------------------------------------------------------
|
|
tree "Core Interface Unit"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:0x1644++0x03
|
|
line.long 0x00 "CIUISR,CIU Interrupt Status Register"
|
|
bitfld.long 0x00 02. " IBMA ,Internal Bus Master-Abort" "Clr,Set"
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312
|
|
; State: ok
|
|
; See also: 80321
|
|
; --------------------------------------------------------------------------------
|
|
tree "I2C Bus Interface Unit"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:0x1680++0x17
|
|
line.long 0x00 "ICR,I2C Control Register"
|
|
bitfld.long 0x00 14.--14. " Reset ,Unit Reset" "no,yes"
|
|
bitfld.long 0x00 13.--13. " SlaveAddr ,Slave Address Detected Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x00 12.--12. " ArbLoss ,Arbitration Loss Detected Interrupt Enable" "dis,ena"
|
|
textline " "
|
|
bitfld.long 0x00 11.--11. " SlaveSTOP ,Slave STOP Detected Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x00 10.--10. " BusErr ,Bus Error Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x00 9.--9. " RxFull ,IDBR Receive Full Interrupt Enable" "dis,ena"
|
|
bitfld.long 0x00 8.--8. " TxEmpty ,IDBR Transmit Empty Interrupt Enable" "dis,ena"
|
|
textline " "
|
|
bitfld.long 0x00 7.--7. " GenCall ,General Call Disable" "ena,dis"
|
|
bitfld.long 0x00 6.--6. " I2C-Unit ,I2C Unit Enable" "dis,ena"
|
|
bitfld.long 0x00 5.--5. " SCL ,SCL Enable" "dis,ena"
|
|
bitfld.long 0x00 4.--4. " MA ,Master Abort" "no,yes"
|
|
bitfld.long 0x00 3.--3. " Transfer ,Transfer Byte" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 2.--2. " Ack/Nack ,Ack/Nack Control" "dis,ena"
|
|
bitfld.long 0x00 1.--1. " STOP ,STOP" "no,yes"
|
|
bitfld.long 0x00 0.--0. " START ,START" "no,yes"
|
|
line.long 0x04 "ISR,I2C Status Register"
|
|
bitfld.long 0x04 10.--10. " BusErr ,Bus Error Detected" "no,yes"
|
|
bitfld.long 0x04 9.--9. " SlaveAddr ,Slave Address Detected" "no,yes"
|
|
bitfld.long 0x04 8.--8. " GenCall ,General Call Address Disable" "no,yes"
|
|
bitfld.long 0x04 7.--7. " RxFull ,IDBR Receive Full" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 6.--6. " TxEmpty ,IDBR Transmit Empty" "no,yes"
|
|
bitfld.long 0x04 5.--5. " ArbLoss ,Arbitration Loss Detected" "no,yes"
|
|
bitfld.long 0x04 4.--4. " SlaveSTOP ,Slave STOP Detected" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x04 3.--3. " BusBsy ,I2C Bus Busy" "no,yes"
|
|
bitfld.long 0x04 2.--2. " UnitBsy ,Unit Busy" "no,yes"
|
|
bitfld.long 0x04 1.--1. " Ack/Nack ,Ack/Nack Status" "Ack,Nack"
|
|
textline " "
|
|
bitfld.long 0x04 0.--0. " RW-Mode ,Read/Write Mode" "master-transmit/slave-receive,master-receive/slave-transmit"
|
|
line.long 0x08 "ISAR,I2C Slave Address Register"
|
|
hexmask.long 0x08 0.--6. 0x01 " Addr ,I2C Slave Address"
|
|
line.long 0x0c "IDBR,I2C Data Buffer Register"
|
|
hexmask.long 0x0c 0.--7. 0x01 " Data ,I2C Data Buffer"
|
|
line.long 0x10 "ICCR,I2C Clock Count Register"
|
|
hexmask.long 0x10 0.--9. 0x01 " Count ,I2C Clock Count"
|
|
line.long 0x14 "IBMR,I2C Bus Monitor Register"
|
|
bitfld.long 0x14 1.--1. " SCL ,SCL Status, value of SCL pin" "0,1"
|
|
bitfld.long 0x14 0.--0. " SDA ,SDA Status, value of SDA pin" "0,1"
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312
|
|
; State: ok
|
|
; --------------------------------------------------------------------------------
|
|
tree "PCI And Peripheral Interrupt Controller"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:0x1700++0x03
|
|
line.long 0x00 "IRQISR,IRQ Interrupt Status Register"
|
|
bitfld.long 0x00 11. " CIU ,Core Interface Unit Error" "no,yes"
|
|
bitfld.long 0x00 10. " AAU ,Application Accelerator Unit Error" "no,yes"
|
|
bitfld.long 0x00 8. " MU ,Messaging Unit Interrupt" "no,yes"
|
|
bitfld.long 0x00 7. " DMA2 ,DMA Channel 2 Error" "no,yes"
|
|
bitfld.long 0x00 6. " DMA1 ,DMA Channel 1 Error" "no,yes"
|
|
bitfld.long 0x00 5. " DMA0 ,DMA Channel 0 Error" "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 4. " SBDG ,Secondary Bridge Error" "no,yes"
|
|
bitfld.long 0x00 3. " PBDG ,Primary Bridge Interface Error" "no,yes"
|
|
bitfld.long 0x00 2. " SATU ,Secondary ATU Error" "no,yes"
|
|
bitfld.long 0x00 1. " PATU ,Primary ATU Error" "no,yes"
|
|
bitfld.long 0x00 0. " MCU ,Memory Controller Error" "no,yes"
|
|
group asd:0x1704++0x03
|
|
line.long 0x00 "FIQ2ISR,FIQ2 Interrupt Status Register"
|
|
bitfld.long 0x00 2. " INDB ,Messaging Unit Interrupt Pending" "no,yes"
|
|
bitfld.long 0x00 1. " ISQC ,I2C Interrupt" "no,yes"
|
|
group asd:0x1708++0x03
|
|
line.long 0x00 "FIQ1ISR,FIQ1 Interrupt Status Register"
|
|
bitfld.long 0x00 5. " AAIP ,Application Accelerator Interrupt Pending" "no,yes"
|
|
bitfld.long 0x00 4. " EMIP ,Performance Monitor Interrupt Pending" "no,yes"
|
|
bitfld.long 0x00 2. " DMA2 ,DMA Channel 2 Interrupt Pending" "no,yes"
|
|
bitfld.long 0x00 1. " DMA1 ,DMA Channel 1 Interrupt Pending" "no,yes"
|
|
bitfld.long 0x00 0. " DMA0 ,DMA Channel 0 Interrupt Pending" "no,yes"
|
|
; Stepping A-1 and A-2 have identical device ID
|
|
; 80312 A-1: 0x1887d013
|
|
; 80312 A-2: 0x1887d013
|
|
;group asd:0x1710++0x03
|
|
;line.long 0x00 "PDIDR,Processor Device ID Register"
|
|
group asd:0x1050++0x03
|
|
line.long 0x00 "PIRSR,PCI Interrupt Routing Select Register"
|
|
bitfld.long 0x00 3. " se-d ,S_INTD#/IRQ3 Select Bit" "P_INTD#,FIQ#"
|
|
bitfld.long 0x00 2. " se-c ,S_INTC#/IRQ2 Select Bit" "P_INTC#,FIQ#"
|
|
bitfld.long 0x00 1. " se-b ,S_INTB#/IRQ1 Select Bit" "P_INTB#,FIQ#"
|
|
bitfld.long 0x00 0. " se-a ,S_INTA#/IRQ0 Select Bit" "P_INTA#,FIQ#"
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312, 80321,80331,
|
|
; State: ok
|
|
; --------------------------------------------------------------------------------
|
|
tree "GPIO Registers"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:(0x171c+0x00)++0x03
|
|
line.long 0x00 "GPOE,GPIO Output Enable Register"
|
|
bitfld.long 0x00 7.--7. " GPIO7 ,GPIO7 Output Enable" "Out,In"
|
|
bitfld.long 0x00 6.--6. " GPIO6 ,GPIO6 Output Enable" "Out,In"
|
|
bitfld.long 0x00 5.--5. " GPIO5 ,GPIO5 Output Enable" "Out,In"
|
|
bitfld.long 0x00 4.--4. " GPIO4 ,GPIO4 Output Enable" "Out,In"
|
|
textline " "
|
|
bitfld.long 0x00 3.--3. " GPIO3 ,GPIO3 Output Enable" "Out,In"
|
|
bitfld.long 0x00 2.--2. " GPIO2 ,GPIO2 Output Enable" "Out,In"
|
|
bitfld.long 0x00 1.--1. " GPIO1 ,GPIO1 Output Enable" "Out,In"
|
|
bitfld.long 0x00 0.--0. " GPIO0 ,GPIO0 Output Enable" "Out,In"
|
|
group asd:(0x171c+0x04)++0x03
|
|
line.long 0x00 "GPID,GPIO Input Data Register"
|
|
bitfld.long 0x00 7.--7. " GPIO7 ,GPIO7 Input Data" "L,H"
|
|
bitfld.long 0x00 6.--6. " GPIO6 ,GPIO6 Input Data" "L,H"
|
|
bitfld.long 0x00 5.--5. " GPIO5 ,GPIO5 Input Data" "L,H"
|
|
bitfld.long 0x00 4.--4. " GPIO4 ,GPIO4 Input Data" "L,H"
|
|
textline " "
|
|
bitfld.long 0x00 3.--3. " GPIO3 ,GPIO3 Input Data" "L,H"
|
|
bitfld.long 0x00 2.--2. " GPIO2 ,GPIO2 Input Data" "L,H"
|
|
bitfld.long 0x00 1.--1. " GPIO1 ,GPIO1 Input Data" "L,H"
|
|
bitfld.long 0x00 0.--0. " GPIO0 ,GPIO0 Input Data" "L,H"
|
|
group asd:(0x171c+0x08)++0x03
|
|
line.long 0x00 "GPOD,GPIO Output Data Register"
|
|
bitfld.long 0x00 7.--7. " GPIO7 ,GPIO7 Output Data" "L,H"
|
|
bitfld.long 0x00 6.--6. " GPIO6 ,GPIO6 Output Data" "L,H"
|
|
bitfld.long 0x00 5.--5. " GPIO5 ,GPIO5 Output Data" "L,H"
|
|
bitfld.long 0x00 4.--4. " GPIO4 ,GPIO4 Output Data" "L,H"
|
|
textline " "
|
|
bitfld.long 0x00 3.--3. " GPIO3 ,GPIO3 Output Data" "L,H"
|
|
bitfld.long 0x00 2.--2. " GPIO2 ,GPIO2 Output Data" "L,H"
|
|
bitfld.long 0x00 1.--1. " GPIO1 ,GPIO1 Output Data" "L,H"
|
|
bitfld.long 0x00 0.--0. " GPIO0 ,GPIO0 Output Data" "L,H"
|
|
tree.end
|
|
; --------------------------------------------------------------------------------
|
|
; 80312
|
|
; State: ok
|
|
; See also: 80321
|
|
; --------------------------------------------------------------------------------
|
|
tree "Application Accelerator Unit"
|
|
; --------------------------------------------------------------------------------
|
|
group asd:0x1800++0x03
|
|
line.long 0x00 "ACR,Accelerator Control Register"
|
|
bitfld.long 0x00 2.--2. " Buffer ,512-byte Buffer Enable" "1KB,512B"
|
|
bitfld.long 0x00 1.--1. " CR ,Chain Resume" "no,yes"
|
|
bitfld.long 0x00 0.--0. " AA ,AA Enable" "dis,ena"
|
|
group asd:0x1804++0x03
|
|
line.long 0x00 "ASR,Accelerator Status Register"
|
|
bitfld.long 0x00 10.--10. " Active ,Accelerator Active Flag" "no,yes"
|
|
bitfld.long 0x00 9.--9. " EOT ,End of Transfer Interrupt Flag" "no,yes"
|
|
bitfld.long 0x00 8.--8. " EOC ,End of Chain Interrupt Flag" "no,yes"
|
|
bitfld.long 0x00 5.--5. " MA ,Master Abort" "no,yes"
|
|
group asd:0x1808++0x03
|
|
line.long 0x00 "ADAR,Accelerator Descriptor Address Register"
|
|
hexmask.long 0x00 5.--31. 0x20 " Addr ,Current Descriptor Address"
|
|
group asd:0x180c++0x03
|
|
line.long 0x00 "ANDAR,Accelerator Next Descriptor Address Register"
|
|
hexmask.long 0x00 5.--31. 0x20 " Addr ,Next Descriptor Address"
|
|
group asd:0x1810++0x2b
|
|
line.long 0x00 "SAR1,80200 Processor Source Address Register"
|
|
line.long 0x04 "SAR2,80200 Processor Source Address Register"
|
|
line.long 0x08 "SAR3,80200 Processor Source Address Register"
|
|
line.long 0x0c "SAR4,80200 Processor Source Address Register"
|
|
line.long 0x1c "SAR5,80200 Processor Source Address Register"
|
|
line.long 0x20 "SAR6,80200 Processor Source Address Register"
|
|
line.long 0x24 "SAR7,80200 Processor Source Address Register"
|
|
line.long 0x28 "SAR8,80200 Processor Source Address Register"
|
|
group asd:0x1820++0x03
|
|
line.long 0x00 "DAR,80200 Processor Destination Address Register"
|
|
group asd:0x1824++0x03
|
|
line.long 0x00 "ABCR,Accelerator Byte Count Register"
|
|
hexmask.long 0x00 0.--23. 0x01 " Cnt ,Byte Count"
|
|
group asd:0x1828++0x03
|
|
line.long 0x00 "ADCR,Accelerator Descriptor Control Register"
|
|
bitfld.long 0x00 31.--31. " DstWE ,Destination Write Enable" "dis,ena"
|
|
bitfld.long 0x00 25.--26. " SBCI ,Supplemental Block Control Interpreter" "0 blocks,4 blocks,res,res"
|
|
textline " "
|
|
bitfld.long 0x00 22.--24. " B8CC ,Block 8 Command Control" "Null,XOR,?..."
|
|
bitfld.long 0x00 19.--21. " B7CC ,Block 7 Command Control" "Null,XOR,?..."
|
|
bitfld.long 0x00 16.--18. " B6CC ,Block 6 Command Control" "Null,XOR,?..."
|
|
bitfld.long 0x00 13.--15. " B5CC ,Block 5 Command Control" "Null,XOR,?..."
|
|
textline " "
|
|
bitfld.long 0x00 10.--12. " B4CC ,Block 4 Command Control" "Null,XOR,?..."
|
|
bitfld.long 0x00 7.--9. " B3CC ,Block 3 Command Control" "Null,XOR,?..."
|
|
bitfld.long 0x00 4.--6. " B2CC ,Block 2 Command Control" "Null,XOR,?..."
|
|
bitfld.long 0x00 1.--3. " B1CC ,Block 1 Command Control" "Null,XOR,res,res,res,res,res,Direct Fill"
|
|
textline " "
|
|
bitfld.long 0x00 0.--0. " IE ,Interrupt Enable" "dis,ena"
|
|
tree.end
|