466 lines
21 KiB
Plaintext
466 lines
21 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: R8A77470 Specific Menu
|
|
; @Props: Released
|
|
; @Author: MRD
|
|
; @Changelog: 2018-01-31 MRD
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Core: Cortex-A7MPCore
|
|
; @Chip: R8A77470
|
|
; @Copyright: (C) 1989-2018 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menrzg1c.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A7MPCore)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-A7MPCore),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-A7MPCore),System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit" "per , ""Core Registers (Cortex-A7MPCore),Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions" "per , ""Core Registers (Cortex-A7MPCore),Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-A7MPCore),Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-A7MPCore),System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Register" "per , ""Core Registers (Cortex-A7MPCore),System Timer Register"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-A7MPCore),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-A7MPCore),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-A7MPCore),Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Interrupt Controller" "per , ""Core Registers (Cortex-A7MPCore),Interrupt Controller"""
|
|
)
|
|
separator
|
|
menuitem "PFC;(Pin Function Controller)" " per , ""PFC (Pin Function Controller)"""
|
|
popup "GPIO;(General-Purpose Input/Output Ports)"
|
|
(
|
|
menuitem "GPIO 0" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO 0"""
|
|
menuitem "GPIO 1" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO 1"""
|
|
menuitem "GPIO 2" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO 2"""
|
|
menuitem "GPIO 3" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO 3"""
|
|
menuitem "GPIO 4" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO 4"""
|
|
menuitem "GPIO 5" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO 5"""
|
|
)
|
|
menuitem "CPG;(Clock Pulse Generator)" " per , ""CPG (Clock Pulse Generator)"""
|
|
menuitem "MSSR;(Module Standby and Software)" " per , ""MSSR (Module Standby and Software Reset)"""
|
|
popup "APMU;(Advanced Power Management Unit for AP-System Core)"
|
|
(
|
|
menuitem "R8A77470" " per , ""APMU (Advanced Power Management Unit for AP-System Core),R8A77470"""
|
|
menuitem "Cortex-A7" " per , ""APMU (Advanced Power Management Unit for AP-System Core),Cortex-A7"""
|
|
)
|
|
menuitem "RST;(Reset)" " per , ""RST (Reset)"""
|
|
menuitem "INTC_SYS;(Interrupt Controller for AP-System Core)" " per , ""INTC_SYS (Interrupt Controller for AP-System Core)"""
|
|
menuitem "AXI;(AXI-BUS)" " per , ""AXI (AXI-BUS)"""
|
|
popup "IPMMU"
|
|
(
|
|
menuitem "IPMMU-SY0" " per , ""IPMMU,IPMMU-SY0"""
|
|
menuitem "IPMMU-SY1" " per , ""IPMMU,IPMMU-SY1"""
|
|
menuitem "IPMMU-DS" " per , ""IPMMU,IPMMU-DS"""
|
|
menuitem "IPMMU-MP" " per , ""IPMMU,IPMMU-MP"""
|
|
menuitem "IPMMU-MX" " per , ""IPMMU,IPMMU-MX"""
|
|
menuitem "IPMMU-GP" " per , ""IPMMU,IPMMU-GP"""
|
|
)
|
|
menuitem "LBSC;(LBSC within Bus Bridge)" " per , ""LBSC (External Bus Controller for EX-Bus)"""
|
|
menuitem "DBSC3;(External Bus Controller for DDR3-SDRAM)" " per , ""DBSC3 (External Bus Controller for DDR3-SDRAM)"""
|
|
menuitem "S3CTRL;(S3 Controller)" " per , ""S3CTRL (S3 Controller)"""
|
|
popup "SYS-DMAC;(System Direct Memory Access Controller)"
|
|
(
|
|
menuitem "Lower channels" " per , ""SYS-DMAC (System Direct Memory Access Controller),Lower channels"""
|
|
menuitem "Upper channels" " per , ""SYS-DMAC (System Direct Memory Access Controller),Upper channels"""
|
|
)
|
|
popup "LBSC-DMAC"
|
|
(
|
|
menuitem "LBSC Common Registers" " per , ""LBSC-DMAC,LBSC Common Registers"""
|
|
menuitem "Channel 0" " per , ""LBSC-DMAC,Channel 0"""
|
|
menuitem "Channel 1" " per , ""LBSC-DMAC,Channel 1"""
|
|
menuitem "Channel 2" " per , ""LBSC-DMAC,Channel 2"""
|
|
)
|
|
popup "DU;(Display Unit)"
|
|
(
|
|
menuitem "DU 0" " per , ""DU (Display Unit),DU 0"""
|
|
menuitem "DU 1" " per , ""DU (Display Unit),DU 1"""
|
|
)
|
|
menuitem "DVE;(Digital Video Encoder)" " per , ""DVE (Digital Video Encoder)"""
|
|
menuitem "DVD;(Digital Video Decoder)" " per , ""DVD (Digital Video Decoder)"""
|
|
menuitem "LVDS;(LVDS Output Interface)" " per , ""LVDS (LVDS Output Interface)"""
|
|
popup "VIN"
|
|
(
|
|
menuitem "Channel 0" " per , ""VIN (Video Input Module),Channel 0"""
|
|
menuitem "Channel 1" " per , ""VIN (Video Input Module),Channel 1"""
|
|
)
|
|
menuitem "VPC;(Video Processing Unit Cache)" " per , ""VPC (Video Processing Unit Cache)"""
|
|
menuitem "FDP1;(Fine Display Processor)" " per , ""FDP1 (Fine Display Processor)"""
|
|
popup "VSP1"
|
|
(
|
|
menuitem "VSPS" " per , ""VSP1,VSPS"""
|
|
menuitem "VSPD0" " per , ""VSP1,VSPD0"""
|
|
)
|
|
popup "2D-DMAC;(Image Extraction Direct Memory Access Controller)"
|
|
(
|
|
menuitem "2D-DMAC 0" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC 0"""
|
|
menuitem "2D-DMAC 1" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC 1"""
|
|
menuitem "2D-DMAC 2" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC 2"""
|
|
menuitem "2D-DMAC 3" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC 3"""
|
|
menuitem "2D-DMAC 4" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC 4"""
|
|
menuitem "2D-DMAC 5" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC 5"""
|
|
menuitem "2D-DMAC 6" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC 6"""
|
|
menuitem "2D-DMAC 7" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC 7"""
|
|
menuitem "2D-DMAC Interrupt Clear Register" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller),2D-DMAC Interrupt Clear Register"""
|
|
)
|
|
popup "SSIU;(Serial Sound Interface Unit)"
|
|
(
|
|
menuitem "SSIU BUSIF 0" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 0"""
|
|
menuitem "SSIU BUSIF 1" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 1"""
|
|
menuitem "SSIU BUSIF 2" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 2"""
|
|
menuitem "SSIU BUSIF 3" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 3"""
|
|
menuitem "SSIU BUSIF 4" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 4"""
|
|
menuitem "SSIU BUSIF 5" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 5"""
|
|
menuitem "SSIU BUSIF 6" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 6"""
|
|
menuitem "SSIU BUSIF 7" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 7"""
|
|
menuitem "SSIU BUSIF 8" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 8"""
|
|
menuitem "SSIU BUSIF 9" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 9"""
|
|
menuitem "SSIU" " per , ""SSIU (Serial Sound Interface Unit),SSIU"""
|
|
)
|
|
popup "SSI;(Serial Sound Interface)"
|
|
(
|
|
menuitem "Module 0" " per , ""SSI (Serial Sound Interface),Module 0"""
|
|
menuitem "Module 1" " per , ""SSI (Serial Sound Interface),Module 1"""
|
|
menuitem "Module 2" " per , ""SSI (Serial Sound Interface),Module 2"""
|
|
menuitem "Module 3" " per , ""SSI (Serial Sound Interface),Module 3"""
|
|
menuitem "Module 4" " per , ""SSI (Serial Sound Interface),Module 4"""
|
|
menuitem "Module 5" " per , ""SSI (Serial Sound Interface),Module 5"""
|
|
menuitem "Module 6" " per , ""SSI (Serial Sound Interface),Module 6"""
|
|
menuitem "Module 7" " per , ""SSI (Serial Sound Interface),Module 7"""
|
|
menuitem "Module 8" " per , ""SSI (Serial Sound Interface),Module 8"""
|
|
menuitem "Module 9" " per , ""SSI (Serial Sound Interface),Module 9"""
|
|
)
|
|
menuitem "ADG;(Audio Clock Generator)" " per , ""ADG (Audio Clock Generator)"""
|
|
menuitem "SCU;(Sampling Rate Converter Unit)" " per , ""SCU (Sampling Rate Converter Unit)"""
|
|
menuitem "Audio-DMAC;(Audio-Direct Memory Access Controller)" " per , ""Audio-DMAC (Audio-Direct Memory Access Controller)"""
|
|
menuitem "Audio-DMAC-P-P;(Audio-DMAC-Peripheral-Peripheral)" " per , ""Audio-DMAC-P-P (Audio-DMAC-Peripheral-Peripheral)"""
|
|
menuitem "Ether;(Ethernet MAC Controller)" " per , ""Ether (Ethernet MAC Controller)"""
|
|
menuitem "EthernetAVB" " per , ""EthernetAVB"""
|
|
popup "CAN;(Controller Area Network)"
|
|
(
|
|
menuitem "Channel 0" " per , ""CAN (Controller Area Network),Channel 0"""
|
|
menuitem "Channel 1" " per , ""CAN (Controller Area Network),Channel 1"""
|
|
)
|
|
popup "SCIF;(Serial Communication Interface with FIFO)"
|
|
(
|
|
menuitem "Channel 0" " per , ""SCIF (Serial Communication Interface with FIFO),Channel 0"""
|
|
menuitem "Channel 1" " per , ""SCIF (Serial Communication Interface with FIFO),Channel 1"""
|
|
menuitem "Channel 2" " per , ""SCIF (Serial Communication Interface with FIFO),Channel 2"""
|
|
menuitem "Channel 3" " per , ""SCIF (Serial Communication Interface with FIFO),Channel 3"""
|
|
menuitem "Channel 4" " per , ""SCIF (Serial Communication Interface with FIFO),Channel 4"""
|
|
menuitem "Channel 5" " per , ""SCIF (Serial Communication Interface with FIFO),Channel 5"""
|
|
)
|
|
popup "HSCIF;(High Speed Serial Communication Interface with FIFO)"
|
|
(
|
|
menuitem "Channel 0" " per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 0"""
|
|
menuitem "Channel 1" " per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 1"""
|
|
menuitem "Channel 2" " per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 2"""
|
|
)
|
|
popup "I2C;(Bus Interface)"
|
|
(
|
|
menuitem "Channel 0" " per , ""I2C (Bus Interface),Channel 0"""
|
|
menuitem "Channel 1" " per , ""I2C (Bus Interface),Channel 1"""
|
|
menuitem "Channel 2" " per , ""I2C (Bus Interface),Channel 2"""
|
|
menuitem "Channel 3" " per , ""I2C (Bus Interface),Channel 3"""
|
|
menuitem "Channel 4" " per , ""I2C (Bus Interface),Channel 4"""
|
|
)
|
|
popup "MSIOF;(Clock-Synchronized Serial Interface with FIFO)"
|
|
(
|
|
menuitem "MSIOF 0" " per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF 0"""
|
|
menuitem "MSIOF 1" " per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF 1"""
|
|
menuitem "MSIOF 2" " per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF 2"""
|
|
)
|
|
popup "QSPI;(Quad Serial Peripheral Interface)"
|
|
(
|
|
menuitem "QSPI 0" " per , ""QSPI (Quad Serial Peripheral Interface),QSPI 0"""
|
|
menuitem "QSPI 1" " per , ""QSPI (Quad Serial Peripheral Interface),QSPI 1"""
|
|
)
|
|
popup "USB 2.0;(EHCI/OHCI)"
|
|
(
|
|
menuitem "Channel 0" " per , ""USB 2.0 (EHCI/OHCI),Channel 0"""
|
|
menuitem "Channel 1" " per , ""USB 2.0 (EHCI/OHCI),Channel 1"""
|
|
)
|
|
popup "HS-USB;(High Speed USB)"
|
|
(
|
|
menuitem "Channel 0" " per , ""HS-USB (High Speed USB),Channel 0"""
|
|
menuitem "Channel 1" " per , ""HS-USB (High Speed USB),Channel 1"""
|
|
)
|
|
popup "USBDMAC;(USB High-Speed DMAC)"
|
|
(
|
|
menuitem "USBDMAC 0" " per , ""USBDMAC (USB High-Speed DMAC),USBDMAC 0"""
|
|
menuitem "USBDMAC 1" " per , ""USBDMAC (USB High-Speed DMAC),USBDMAC 1"""
|
|
popup "DDM;(Descriptor DMAC)"
|
|
(
|
|
menuitem "Channel 0" " per , ""USBDMAC (USB High-Speed DMAC),DDM (Descriptor DMAC),Channel 0"""
|
|
menuitem "Channel 1" " per , ""USBDMAC (USB High-Speed DMAC),DDM (Descriptor DMAC),Channel 1"""
|
|
)
|
|
)
|
|
menuitem "RWDT;(RCLK Watchdog Timer)" " per , ""RWDT (RCLK Watchdog Timer)"""
|
|
popup "CMT;(Compare Match Timer)"
|
|
(
|
|
menuitem "CMT 0" " per , ""CMT (Compare Match Timer),CMT 0"""
|
|
menuitem "CMT 1" " per , ""CMT (Compare Match Timer),CMT 1"""
|
|
)
|
|
popup "TMU;(Timer Unit)"
|
|
(
|
|
menuitem "TM0" " per , ""TMU (Timer Unit),Timer 0"""
|
|
menuitem "TM1" " per , ""TMU (Timer Unit),Timer 1"""
|
|
menuitem "TM2" " per , ""TMU (Timer Unit),Timer 2"""
|
|
menuitem "TM3" " per , ""TMU (Timer Unit),Timer 3"""
|
|
)
|
|
popup "PWM Timer"
|
|
(
|
|
menuitem "Channel 0" " per , ""PWM Timer,Channel 0"""
|
|
menuitem "Channel 1" " per , ""PWM Timer,Channel 1"""
|
|
menuitem "Channel 2" " per , ""PWM Timer,Channel 2"""
|
|
menuitem "Channel 3" " per , ""PWM Timer,Channel 3"""
|
|
menuitem "Channel 4" " per , ""PWM Timer,Channel 4"""
|
|
menuitem "Channel 5" " per , ""PWM Timer,Channel 5"""
|
|
menuitem "Channel 6" " per , ""PWM Timer,Channel 6"""
|
|
)
|
|
menuitem "IR;(IR Receiver)" " per , ""IR (IR Receiver)"""
|
|
menuitem "SYSC;(System Controller)" " per , ""SYSC (System Controller))"""
|
|
menuitem "PRR;(Product Register)" " per , ""PRR (Product Register)"""
|
|
)
|
|
)
|