340 lines
12 KiB
Plaintext
340 lines
12 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: RCARH2 Specific Menu
|
|
; @Props: Released
|
|
; @Author: BUJ
|
|
; @Changelog: 2012-05-31 BUJ
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Core: Cortex-A15MPCore/Cortex-A7MPCore
|
|
; @Copyright: (C) 1989-2017 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menrcarh2.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A15/A7)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-A15/A7),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-A15/A7),System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit" "per , ""Core Registers (Cortex-A15/A7),Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions" "per , ""Core Registers (Cortex-A15/A7),Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-A15/A7),Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-A15/A7),System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Register" "per , ""Core Registers (Cortex-A15/A7),System Timer Register"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-A15/A7),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-A15/A7),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-A15/A7),Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Interrupt Controller" "per , ""Core Registers (Cortex-A15/A7),Interrupt Controller"""
|
|
)
|
|
separator
|
|
menuitem "PFC" " per , ""PFC (Pin Function Controller)"""
|
|
menuitem "GPIO" " per , ""GPIO"""
|
|
menuitem "CPG" " per , ""CPG (Clock Pulse Generator)"""
|
|
menuitem "Module Standby, Software Reset" " per , ""Module Standby, Software Reset"""
|
|
menuitem "APMU" " per , ""APMU (Advanced Power Management Unit for AP-System Core)"""
|
|
menuitem "RST" " per , ""RST (RESET)"""
|
|
menuitem "INTC-SYS" " per , ""INTC-SYS (Interrupt Controller)"""
|
|
menuitem "INTC-RT" " per , ""INTC-RT (Interrupt Controller)"""
|
|
menuitem "MFIS" " per , ""MFIS (Multifunctional Interface)"""
|
|
menuitem "IPMMU" " per , ""IPMMU"""
|
|
menuitem "LBSC" " per , ""LBSC within Bus Bridge"""
|
|
menuitem "DBSC3" " per , ""DBSC3 (DDR3-SDRAM Interface)"""
|
|
menuitem "MTS-B" " per , ""MTS-B"""
|
|
menuitem "S3CTRL" " per , ""S3CTRL"""
|
|
menuitem "SYS-DMAC" " per , ""SYS-DMAC (System Direct Memory Access Controller)"""
|
|
menuitem "RT-DMAC" " per , ""RT-DMAC (Realtime Direct MemoryAccess Controller)"""
|
|
menuitem "LBSC-DMAC" " per , ""LBSC-DMAC"""
|
|
menuitem "R-GP2D" " per , ""R-GP2D (2D graphics rendering module)"""
|
|
menuitem "DU" " per , ""DU (Display Unit)"""
|
|
menuitem "LVDS" " per , ""LVDS (LVDS Interface)"""
|
|
menuitem "VIN" " per , ""VIN (Video Input Module)"""
|
|
menuitem "IMR-X2" " per , ""IMR-X2 (Distortion Correction Engine)"""
|
|
menuitem "IMR-LSX2" " per , ""IMR-LSX2 (Distortion Correction Engine)"""
|
|
menuitem "VPC" " per , ""VPC (Video Processing Unit Cache)"""
|
|
menuitem "FDP1" " per , ""FDP1 (Fine Display Processor)"""
|
|
menuitem "VSP1" " per , ""VSP1"""
|
|
menuitem "JPU" " per , ""JPU (JPEG Processing Unit)"""
|
|
menuitem "2D-DMAC" " per , ""2D-DMAC (Image Extraction Direct Memory Access Controller)"""
|
|
menuitem "TSIF" " per , ""TSIF (TS Interface)"""
|
|
menuitem "SIM" " per , ""SIM (SIM Card Module)"""
|
|
menuitem "SSIU" " per , ""SSIU (Serial Sound Interface Unit)"""
|
|
menuitem "SSI" " per , ""SSI (Serial Sound Interface)"""
|
|
menuitem "ADG" " per , ""ADG (Audio Clock Generator)"""
|
|
menuitem "ADSP" " per , ""ADSP (Audio DSP)"""
|
|
menuitem "SCU" " per , ""SCU (Sampling Rate Converter Unit)"""
|
|
menuitem "Audio-DMAC" " per , ""Audio-DMAC (Audio-Direct Memory Access Controller)"""
|
|
menuitem "Audio DMAC-Peripheral-Peripheral" " per , ""Audio DMAC-Peripheral-Peripheral"""
|
|
menuitem "Ether" " per , ""Ether (Ethernet MAC Controller)"""
|
|
menuitem "CAN" " per , ""CAN (Controller Area Network)"""
|
|
menuitem "MLP" " per , ""MLP (MediaLB+)"""
|
|
menuitem "MLM" " per , ""MLM (MediaLB+ Local Memory)"""
|
|
menuitem "IEB" " per , ""IEB (IE Bus)"""
|
|
menuitem "PCIEC" " per , ""PCIEC (PCI Express Controls)"""
|
|
menuitem "SCIF" " per , ""SCIF (Serial Communication Interface with FIFO)"""
|
|
menuitem "HSCIF" " per , ""HSCIF (High Speed Serial Communication Interface with FIFO)"""
|
|
menuitem "I2C Bus Interface" " per , ""I2C Bus Interface"""
|
|
menuitem "IIC-typeB" " per , ""IIC-typeB (I2C Bus Interface)"""
|
|
menuitem "MSIOF" " per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO)"""
|
|
menuitem "QSPI" " per , ""QSPI (Quad Serial Peripheral Interface)"""
|
|
menuitem "MMC" " per , ""MMC (Multi Media Card interface)"""
|
|
menuitem "SATA" " per , ""SATA (Serial-ATA)"""
|
|
menuitem "USB 2.0" " per , ""USB 2.0 (Universal Serial Bus 2.0)"""
|
|
menuitem "USB 1.1" " per , ""USB 1.1 (Universal Serial Bus 1.1)"""
|
|
menuitem "HS-USB" " per , ""HS-USB (High Speed USB)"""
|
|
menuitem "USBDMAC" " per , ""USBDMAC (USB High-Speed DMAC)"""
|
|
menuitem "USB 3.0 Host Controller" " per , ""USB 3.0 Host Controller"""
|
|
menuitem "RWDT" " per , ""RWDT (RCLK Watchdog Timer)"""
|
|
menuitem "TPU" " per , ""TPU (16-Bit Timer Pulse Unit)"""
|
|
menuitem "CMT" " per , ""CMT (Compare Match Timer)"""
|
|
menuitem "TMU" " per , ""TMU (Timer Unit)"""
|
|
menuitem "PWM Timer" " per , ""PWM Timer"""
|
|
menuitem "GPS" " per , ""GPS"""
|
|
menuitem "IR" " per , ""IR (IR Receiver)"""
|
|
menuitem "FM Multiplex Demodulator" " per , ""FM Multiplex Demodulator"""
|
|
menuitem "Gyro-ADC IF" " per , ""Gyro-ADC IF"""
|
|
menuitem "Speed-Pulse IF" " per , ""Speed-Pulse IF"""
|
|
menuitem "THS/TSC" " per , ""THS/TSC (Thermal Sensor)"""
|
|
menuitem "SYSC" " per , ""SYSC (System Controller)"""
|
|
menuitem "H-UDI" " per , ""H-UDI (User Debugging Interface)"""
|
|
)
|
|
)
|