466 lines
18 KiB
Plaintext
466 lines
18 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: PSoC 5LP Specific Menu
|
|
; @Props: Released
|
|
; @Author: BGA
|
|
; @Changelog: 2016-11-03 BGA
|
|
; @Manufacturer: CYPRESS - Cypress Semiconductor Corporation
|
|
; @Chip: CY8C5267AXI-LP051, CY8C5267LTI-LP089, CY8C5268AXI-LP047, CY8C5268LTI-LP030,
|
|
; CY8C5287AXI-LP095, CY8C5288LTI-LP090, CY8C5467AXI-LP108, CY8C5467LTI-LP003,
|
|
; CY8C5468AXI-LP042, CY8C5468AXI-LP106, CY8C5468LTI-LP026, CY8C5488AXI-LP120,
|
|
; CY8C5488FNI-LP212T, CY8C5488LTI-LP093, CY8C5666AXI-LP001, CY8C5666AXI-LP004,
|
|
; CY8C5666LTI-LP005, CY8C5667AXI-LP006, CY8C5667AXI-LP040, CY8C5667AXQ-LP040,
|
|
; CY8C5667LTI-LP009, CY8C5667LTI-LP041, CY8C5668AXI-LP010, CY8C5668AXI-LP013,
|
|
; CY8C5668LTI-LP014, CY8C5688AXI-LP099, CY8C5688LTI-LP086, CY8C5866AXI-LP020,
|
|
; CY8C5866AXI-LP021, CY8C5866LTI-LP022, CY8C5867AXI-LP024, CY8C5867LTI-LP025,
|
|
; CY8C5867LTI-LP028, CY8C5868AXI-LP032, CY8C5868AXI-LP035, CY8C5868LTI-LP038,
|
|
; CY8C5868LTI-LP039, CY8C5888AXI-LP096, CY8C5888AXQ-LP096, CY8C5888FNI-LP210T,
|
|
; CY8C5888FNI-LP214T, CY8C5888LTI-LP097, CY8C5888LTQ-LP097, CY8C5668AXI-LP034
|
|
; @Core: Cortex-M3
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menpsoc5lp.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M3)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M3),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M3),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M3),Nested Vectored Interrupt Controller"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M3),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M3),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M3),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
menuitem "SRAM" "per , ""SRAM"""
|
|
menuitem "CLKDIST;Clock Distribution" "per , ""CLKDIST (Clock Distribution)"""
|
|
menuitem "FASTCLK" "per , ""FASTCLK"""
|
|
menuitem "SLOWCLK" "per , ""SLOWCLK"""
|
|
menuitem "BOOST;Boost Converter" "per , ""BOOST (Boost Converter)"""
|
|
menuitem "PWRSYS;Power System" "per , ""PWRSYS (Power System)"""
|
|
menuitem "PM;Power Management" "per , ""PM (Power Management)"""
|
|
popup "PICU;Ports Interrupt Control Unit"
|
|
(
|
|
menuitem "PICU 0" "per , ""PICU (Ports Interrupt Control Unit),PICU 0"""
|
|
menuitem "PICU 1" "per , ""PICU (Ports Interrupt Control Unit),PICU 1"""
|
|
menuitem "PICU 2" "per , ""PICU (Ports Interrupt Control Unit),PICU 2"""
|
|
menuitem "PICU 3" "per , ""PICU (Ports Interrupt Control Unit),PICU 3"""
|
|
if CPUIS("*AXI*")||CPUIS("*FNI*")||CPUIS("*AXQ*")
|
|
(
|
|
menuitem "PICU 4" "per , ""PICU (Ports Interrupt Control Unit),PICU 4"""
|
|
menuitem "PICU 5" "per , ""PICU (Ports Interrupt Control Unit),PICU 5"""
|
|
menuitem "PICU 6" "per , ""PICU (Ports Interrupt Control Unit),PICU 6"""
|
|
)
|
|
menuitem "PICU 12" "per , ""PICU (Ports Interrupt Control Unit),PICU 12"""
|
|
menuitem "PICU 15" "per , ""PICU (Ports Interrupt Control Unit),PICU 15"""
|
|
)
|
|
if (CPU()!="CY8C5265LTI-LP050")&&(CPU()!="CY8C5265AXI-LP056")
|
|
(
|
|
popup "CMP;Comparator"
|
|
(
|
|
menuitem "Miscellaneous" "per , ""CMP (Comparator),Miscellaneous"""
|
|
menuitem "CMP 0" "per , ""CMP (Comparator),CMP 0"""
|
|
menuitem "CMP 1" "per , ""CMP (Comparator),CMP 1"""
|
|
if !CPUIS("CY8C52*")
|
|
(
|
|
menuitem "CMP 2" "per , ""CMP (Comparator),CMP 2"""
|
|
menuitem "CMP 3" "per , ""CMP (Comparator),CMP 3"""
|
|
)
|
|
)
|
|
)
|
|
popup "DAC"
|
|
(
|
|
menuitem "DAC 0" "per , ""DAC,DAC 0"""
|
|
if !CPUIS("CY8C52*")
|
|
(
|
|
menuitem "DAC 1" "per , ""DAC,DAC 1"""
|
|
if !CPUIS("CY8C54*")
|
|
(
|
|
menuitem "DAC 2" "per , ""DAC,DAC 2"""
|
|
menuitem "DAC 3" "per , ""DAC,DAC 3"""
|
|
)
|
|
)
|
|
)
|
|
menuitem "NPUMP;Negative Pump Trim" "per , ""NPUMP (Negative Pump Trim)"""
|
|
if (CPU()!="CY8C5468AXI-LP042")
|
|
(
|
|
popup "SAR;Successive Approximation Register"
|
|
(
|
|
menuitem "SAR 0" "per , ""SAR (Successive Approximation Register),SAR 0"""
|
|
if CPUIS("CY8C5688*")||CPUIS("CY8C5868*")||CPUIS("CY8C5888*")||CPUIS("CY8C5667LTI-LP00*")||(CPU()=="CY8C5667AXI-LP006")||(CPU()=="CY8C5668LTI-LP014")||(CPU()=="CY8C5668AXI-LP013")||(CPU()=="CY8C5668AXI-LP010")
|
|
(
|
|
menuitem "SAR 1" "per , ""SAR (Successive Approximation Register),SAR 1"""
|
|
)
|
|
)
|
|
)
|
|
popup "ABUF;Analog Buffer"
|
|
(
|
|
menuitem "ABUF 0" "per , ""ABUF (Analog Buffer),ABUF 0"""
|
|
menuitem "ABUF 1" "per , ""ABUF (Analog Buffer),ABUF 1"""
|
|
menuitem "ABUF 2" "per , ""ABUF (Analog Buffer),ABUF 2"""
|
|
menuitem "ABUF 3" "per , ""ABUF (Analog Buffer),ABUF 3"""
|
|
)
|
|
menuitem "ILO;Internal Low-Speed Oscillator" "per , ""ILO (Internal Low-Speed Oscillator)"""
|
|
menuitem "X32" "per , ""X32"""
|
|
menuitem "IMO;Internal Main Oscillator" "per , ""IMO (Internal Main Oscillator)"""
|
|
menuitem "XMHZ;MHz Crystal Oscillator" "per , ""XMHZ (MHz Crystal Oscillator)"""
|
|
menuitem "MLOGIC" "per , ""MLOGIC"""
|
|
menuitem "RESET" "per , ""RESET"""
|
|
menuitem "SPC;System Performance Controller" "per , ""SPC (System Performance Controller)"""
|
|
menuitem "CACHE" "per , ""CACHE"""
|
|
menuitem "I2C;I2C Controller" "per , ""I2C (I2C Controller)"""
|
|
menuitem "DEC;Decimator" "per , ""DEC (Decimator)"""
|
|
popup "TMR;Timer Configuration"
|
|
(
|
|
menuitem "TMR 0" "per , ""TMR (Timer Configuration),TMR 0"""
|
|
menuitem "TMR 1" "per , ""TMR (Timer Configuration),TMR 1"""
|
|
menuitem "TMR 2" "per , ""TMR (Timer Configuration),TMR 2"""
|
|
menuitem "TMR 3" "per , ""TMR (Timer Configuration),TMR 3"""
|
|
)
|
|
popup "PRT;I/O Ports"
|
|
(
|
|
menuitem "PRT 0" "per , ""PRT (I/O Ports),PRT 0"""
|
|
menuitem "PRT 1" "per , ""PRT (I/O Ports),PRT 1"""
|
|
menuitem "PRT 2" "per , ""PRT (I/O Ports),PRT 2"""
|
|
menuitem "PRT 3" "per , ""PRT (I/O Ports),PRT 3"""
|
|
if !CPUIS("*LTI*")
|
|
(
|
|
menuitem "PRT 4" "per , ""PRT (I/O Ports),PRT 4"""
|
|
menuitem "PRT 5" "per , ""PRT (I/O Ports),PRT 5"""
|
|
menuitem "PRT 6" "per , ""PRT (I/O Ports),PRT 6"""
|
|
)
|
|
menuitem "PRT 12" "per , ""PRT (I/O Ports),PRT 12"""
|
|
menuitem "PRT 15" "per , ""PRT (I/O Ports),PRT 15"""
|
|
)
|
|
menuitem "EMIF;External Memory Interface Control Registers" "per , ""EMIF (External Memory Interface Control Registers)"""
|
|
if !CPUIS("CY8C52*")
|
|
(
|
|
popup "SC;Switched Capacitor"
|
|
(
|
|
menuitem "Miscellaneous" "per , ""SC (Switched Capacitor),Miscellaneous"""
|
|
menuitem "SC 0" "per , ""SC (Switched Capacitor),SC 0"""
|
|
menuitem "SC 1" "per , ""SC (Switched Capacitor),SC 1"""
|
|
if !CPUIS("CY8C54*")
|
|
(
|
|
menuitem "SC 2" "per , ""SC (Switched Capacitor),SC 2"""
|
|
menuitem "SC 3" "per , ""SC (Switched Capacitor),SC 3"""
|
|
)
|
|
)
|
|
)
|
|
popup "LUT;Lookup Table"
|
|
(
|
|
menuitem "Miscellaneous" "per , ""LUT (Lookup Table),Miscellaneous"""
|
|
menuitem "LUT 0" "per , ""LUT (Lookup Table),LUT 0"""
|
|
menuitem "LUT 1" "per , ""LUT (Lookup Table),LUT 1"""
|
|
menuitem "LUT 2" "per , ""LUT (Lookup Table),LUT 2"""
|
|
menuitem "LUT 3" "per , ""LUT (Lookup Table),LUT 3"""
|
|
)
|
|
menuitem "LCDDAC;LCD Digital-Analog Converter" "per , ""LCDDAC (LCD Digital-Analog Converter)"""
|
|
menuitem "BG;Bandgap" "per , ""BG (Bandgap)"""
|
|
menuitem "CAPS;Capsense" "per , ""CAPS (Capsense)"""
|
|
menuitem "PUMP;Pump Configuration" "per , ""PUMP (Pump Configuration)"""
|
|
popup "LPF;Low Pass Filter Control"
|
|
(
|
|
menuitem "LPF 0" "per , ""LPF (Low Pass Filter Control),LPF 0"""
|
|
menuitem "LPF 1" "per , ""LPF (Low Pass Filter Control),LPF 1"""
|
|
)
|
|
menuitem "ANAIF;Analog Interface" "per , ""ANAIF (Analog Interface)"""
|
|
menuitem "TFAULT;Timing Fault" "per , ""TFAULT (Timing Fault)"""
|
|
if CPUIS("CY8C58*")||CPUIS("CY8C5666*")||(CPU()=="CY8C5667AXI-LP040")||(CPU()=="CY8C5667AXQ-LP040")||(CPU()=="CY8C5667LTI-LP041")||(CPU()=="CY8C5668AXI-LP034")||(CPU()=="CY8C5468AXI-LP042")
|
|
(
|
|
menuitem "DSM,Delta Sigma Modulator" "per , ""DSM (Delta Sigma Modulator)"""
|
|
)
|
|
menuitem "BUS;System Bus" "per , ""BUS (System Bus)"""
|
|
menuitem "DFT" "per , ""DFT"""
|
|
if (CPU()!="CY8C5266AXI-LP132")&&(CPU()!="CY8C5266LTI-LP150")&&(CPU()!="CY8C5466LTI-LP072")&&(CPU()!="CY8C5466AXI-LP107")&&(CPU()!="CY8C5666AXI-LP001")&&(CPU()!="CY8C5868AXI-LP031")&&(CPU()!="CY8C5868LTI-LP036")&&(CPU()!="CY8C5867AXI-LP023")&&(CPU()!="CY8C5867LTI-LP025")
|
|
(
|
|
menuitem "USB" "per , ""USB (USB Controller)"""
|
|
)
|
|
popup "B Registers"
|
|
(
|
|
menuitem "B 0" "per , ""B,B 0"""
|
|
menuitem "B 1" "per , ""B,B 1"""
|
|
)
|
|
menuitem "PHUB;Peripheral Hub Configuration" "per , ""PHUB (Peripheral Hub Configuration)"""
|
|
if ((CPU()=="CY8C5668AXI-LP013")||(CPU()=="CY8C5667LTI-LP009")||(CPU()=="CY8C5688AXI-LP099")||(CPU()=="CY8C5688FNI-LP211")||(CPU()=="CY8C5868AXI-LP035")||(CPU()=="CY8C5868LTI-LP039")||(CPU()=="CY8C5866AXI-LP020")||(CPU()=="CY8C5866AXI-LP020")||(CPUIS("CY8C5888*")))&&(CPU()!="CY8C5888FNI-LP214")
|
|
(
|
|
popup "CAN;Controller Area Network"
|
|
(
|
|
menuitem "CSR" "per , ""CAN (Controller Area Network),CSR"""
|
|
menuitem "TX Registers" "per , ""CAN (Controller Area Network),TX Registers"""
|
|
menuitem "RX Registers" "per , ""CAN (Controller Area Network),RX Registers"""
|
|
)
|
|
)
|
|
if CPUIS("CY8C56*")||CPUIS("CY8C58*")
|
|
(
|
|
menuitem "DFB;Digital Filter Block" "per , ""DFB (Digital Filter Block)"""
|
|
)
|
|
popup "DSI;Digital System Interconnect"
|
|
(
|
|
menuitem "DSI 0" "per , ""DSI (Digital System Interconnect),DSI 0"""
|
|
menuitem "DSI 1" "per , ""DSI (Digital System Interconnect),DSI 1"""
|
|
menuitem "DSI 2" "per , ""DSI (Digital System Interconnect),DSI 2"""
|
|
menuitem "DSI 3" "per , ""DSI (Digital System Interconnect),DSI 3"""
|
|
menuitem "DSI 4" "per , ""DSI (Digital System Interconnect),DSI 4"""
|
|
menuitem "DSI 5" "per , ""DSI (Digital System Interconnect),DSI 5"""
|
|
menuitem "DSI 6" "per , ""DSI (Digital System Interconnect),DSI 6"""
|
|
menuitem "DSI 7" "per , ""DSI (Digital System Interconnect),DSI 7"""
|
|
menuitem "DSI 8" "per , ""DSI (Digital System Interconnect),DSI 8"""
|
|
menuitem "DSI 9" "per , ""DSI (Digital System Interconnect),DSI 9"""
|
|
menuitem "DSI 12" "per , ""DSI (Digital System Interconnect),DSI 12"""
|
|
menuitem "DSI 13" "per , ""DSI (Digital System Interconnect),DSI 13"""
|
|
)
|
|
popup "BCTL"
|
|
(
|
|
menuitem "BCTL 0" "per , ""BCTL,BCTL 0"""
|
|
menuitem "BCTL 1" "per , ""BCTL,BCTL 1"""
|
|
)
|
|
menuitem "IDMUX;Interrupt/DMA Mux" "per , ""IDMUX (Interrupt/DMA Mux)"""
|
|
menuitem "SFR_USER;General Purpose I/Os" "per , ""SFR_USER (General purpose I/Os)"""
|
|
menuitem "P3BA" "per , ""P3BA"""
|
|
menuitem "PANTHER" "per , ""PANTHER"""
|
|
menuitem "EXTMEM;External Memory Interface" "per , ""EXTMEM (External Memory Interface)"""
|
|
)
|
|
)
|