589 lines
26 KiB
Plaintext
589 lines
26 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: Kinetis K10 Specific Menu
|
|
; @Props: Released
|
|
; @Author: ADP, KAP, KRW, KAO, PBU, MJE, TRJ, BCA
|
|
; @Changelog: 2014-01-23 KRW
|
|
; 2014-11-03 KAO
|
|
; 2015-11-18 PBU
|
|
; 2018-07-03 BCA
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: Cortex-M4
|
|
; @Chip: MK10DN32VFM5, MK10DN32VFT5, MK10DN32VLF5, MK10DN32VLH5,
|
|
; MK10DN32VMP5, MK10DX32VFM5, MK10DX32VFT5, MK10DX32VLF5,
|
|
; MK10DX32VLH5, MK10DX32VMP5, MK10DN64VFM5, MK10DN64VFT5,
|
|
; MK10DN64VLF5, MK10DN64VLH5, MK10DN64VMP5, MK10DX64VFM5,
|
|
; MK10DX64VFT5, MK10DX64VLF5, MK10DX64VLH5, MK10DX64VLH7,
|
|
; MK10DX64VLK7, MK10DX64VMC7, MK10DX64VMP5, MK10DN128VFM5,
|
|
; MK10DN128VFT5, MK10DN128VLF5, MK10DN128VLH5, MK10DN128VMP5,
|
|
; MK10DX128VFM5, MK10DX128VFT5, MK10DX128VLF5, MK10DX128VLH5,
|
|
; MK10DX128VLH7, MK10DX128VLK7, MK10DX128VLL7, MK10DX128VLQ10,
|
|
; MK10DX128VMD10, MK10DX128VMC7, MK10DX128VMP5, MK10DX256VLH7,
|
|
; MK10DX256VLK7, MK10DX256VLL7, MK10DX256VLQ10, MK10DX256VMC7,
|
|
; MK10DX256VMD10, MK10DN512VLK10, MK10DN512VLL10, MK10DN512VLQ10,
|
|
; MK10DN512VMB10, MK10DN512VMC10, MK10DN512VMD10, MK10FX512VLQ12,
|
|
; MK10FX512VMD12, MK10FN1M0VLQ12, MK10FN1M0VMD12, MK10DN512ZVLK10,
|
|
; MK10DN512ZVLK10R, MK10DN512ZVLL10, MK10DN512ZVLL10R, MK10DN512ZVLQ10,
|
|
; MK10DN512ZVMC10, MK10DN512ZVMD10, MK10DX256ZVLQ10, MK10DX256ZVLQ10R,
|
|
; MK10DX256ZVMD10, MK11DN512AVLK5R, MK11DN512VLK5R, MK11DX128VLK5,
|
|
; MK11DX128VMC5, MK11DX256VLK5, MK11DX256VMC5, MK11DN512VLK5,
|
|
; MK11DN512VMC5, MK12DX128VLF5, MK12DX128VLH5, MK12DX128VLK5,
|
|
; MK12DX128VMC5, MK12DX256VLF5, MK12DX256VLH5, MK12DX256VLK5,
|
|
; MK12DX256VMC5, MK12DN512VLH5, MK12DN512VLK5, MK12DN512VMC5,
|
|
; MK11DX128AVLK5, MK11DX256AVLK5, MK11DN512AVLK5, MK11DX128AVMC5,
|
|
; MK11DX256AVMC5, MK11DN512AVMC5
|
|
; @Copyright: (C) 1989-2018 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menk10.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
if STRING.SCAN(CORENAME(),"M4F",0.)>0.
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4F),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4F),Nested Vectored Interrupt Controller"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M4F),Floating-point Unit"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
)
|
|
else
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4),Nested Vectored Interrupt Controller"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
)
|
|
separator
|
|
popup "Ports"
|
|
(
|
|
menuitem "PORT A" "per , ""PORT (Pin control and interrupts),PORT A"""
|
|
menuitem "PORT B" "per , ""PORT (Pin control and interrupts),PORT B"""
|
|
menuitem "PORT C" "per , ""PORT (Pin control and interrupts),PORT C"""
|
|
menuitem "PORT D" "per , ""PORT (Pin control and interrupts),PORT D"""
|
|
menuitem "PORT E" "per , ""PORT (Pin control and interrupts),PORT E"""
|
|
)
|
|
popup "System Modules"
|
|
(
|
|
menuitem "SIM;System Integration Module" "per , ""System Modules,SIM (System Integration Module)"""
|
|
if (!(cpuis("MK10DN512ZV??10*")&&!cpuis("MK10DX256ZV??10*"))&&!cpuis("MK10DN512ZVLK10*")&&!cpuis("MK10DN512ZVLL10*")&&!cpuis("MK10DN512ZVLQ10*")&&!cpuis("MK10DN512ZVMD10*")&&!cpuis("MK10DN512ZVMC10*")&&!cpuis("MK10DX256ZVLQ10*")&&!cpuis("MK10DX256ZVMD10*"))
|
|
(
|
|
menuitem "RCM;Reset Control Module" "per , ""System Modules,RCM (Reset Control Module)"""
|
|
)
|
|
menuitem "SMC;System Mode Controller" "per , ""System Modules,SMC (System Mode Controller)"""
|
|
menuitem "PMC;Power Management Controller" "per , ""System Modules,PMC (Power Management Controller)"""
|
|
menuitem "LLWU;Low-Leakage Wake-up Unit" "per , ""System Modules,LLWU (Low-Leakage Wake-up Unit)"""
|
|
menuitem "MCM;Miscellaneous Control Module" "per , ""System Modules,MCM (Miscellaneous Control Module)"""
|
|
if (!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5"))&&!(cpuis("MK11D????AVLK5*")||cpuis("MK11D????AVMC5"))&&!(cpuis("MK12D????VLH5")||cpuis("MK12D????VLF5")||cpuis("MK12D????VLK5")||cpuis("MK12D????VMC5")||cpuis("MK11DN512VLK5*")))
|
|
(
|
|
menuitem "AXBS;Crossbar Switch" "per , ""System Modules,AXBS (Crossbar Switch)"""
|
|
)
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))||(cpuis("MK10DN512V??10")||cpuis("MK10DX128V??10")||cpuis("MK10DX256V??10")||cpuis("MK10DN512ZV??10*")||cpuis("MK10DX256ZV??10*")||cpuis("MK10DN512ZVLK10")||cpuis("MK10DN512ZVLK10R")||cpuis("MK10DN512ZVMC10")||cpuis("MK10DN512ZVLQ10")||cpuis("MK10DN512ZVMD10")||cpuis("MK10DX256ZVLQ10")||cpuis("MK10DX256ZVLQ10R")||cpuis("MK10DX256ZVMD10")||cpuis("MK10DN512ZVLL10")||cpuis("MK10DN512ZVLL10R"))
|
|
(
|
|
menuitem "MPU;Memory Protection Unit" "per , ""System Modules,MPU (Memory Protection Unit)"""
|
|
)
|
|
if (!(cpuis("MK12D????VLH5")||cpuis("MK12D????VLF5")||cpuis("MK12D????VLK5")||cpuis("MK12D????VMC5"))&&!(cpuis("MK11D????AVLK5")||cpuis("MK11D????AVMC5")||cpuis("MK11D????VLK5")||cpuis("MK11D????VMC5"))&&!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5"))&&!cpuis("MK11DN512AVLK5R")&&!cpuis("MK11DN512VLK5R"))
|
|
(
|
|
if (!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5"))&&!(cpuis("MK11D????AVLK5*")||cpuis("MK11D????AVMC5"))&&!(cpuis("MK12D????VLH5")||cpuis("MK12D????VLF5")||cpuis("MK12D????VLK5")||cpuis("MK12D????VMC5")))
|
|
(
|
|
popup "Peripheral Bridge"
|
|
(
|
|
menuitem "AIPS-Lite 0" "per , ""System Modules,Peripheral Bridge,AIPS-Lite 0"""
|
|
menuitem "AIPS-Lite 1" "per , ""System Modules,Peripheral Bridge,AIPS-Lite 1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "AIPS-Lite 0" "per , ""System Modules,Peripheral Bridge,AIPS-Lite 0"""
|
|
)
|
|
)
|
|
if ((cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12")))
|
|
(
|
|
popup "DMAMUX;Direct Memory Access Multiplexer"
|
|
(
|
|
menuitem "MUX 0;Direct Memory Access Multiplexer" "per , ""System Modules,DMAMUX (Direct Memory Access Multiplexer),MUX 0"""
|
|
menuitem "MUX 1;Direct Memory Access Multiplexer" "per , ""System Modules,DMAMUX (Direct Memory Access Multiplexer),MUX 1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "DMAMUX;Direct Memory Access Multiplexer" "per , ""System Modules,DMAMUX (Direct Memory Access Multiplexer),MUX 0"""
|
|
)
|
|
menuitem "eDMA;Enhanced Direct Memory Access" "per , ""System Modules,eDMA (Enhanced Direct Memory Access)"""
|
|
menuitem "EWM;External Watchdog Monitor" "per , ""System Modules,EWM (External Watchdog Monitor)"""
|
|
menuitem "WDOG;Watchdog Timer" "per , ""System Modules,WDOG (Watchdog Timer)"""
|
|
)
|
|
popup "Clock Modules"
|
|
(
|
|
menuitem "MCG;Multipurpose Clock Generator" "per , ""Clock Modules,MCG (Multipurpose Clock Generator)"""
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))
|
|
(
|
|
menuitem "OSC 0;Oscillator 0" "per , ""Clock Modules,OSC 0 (Oscillator 0)"""
|
|
menuitem "OSC 1;Oscillator 1" "per , ""Clock Modules,OSC 1 (Oscillator 1)"""
|
|
)
|
|
else
|
|
(
|
|
menuitem "OSC;Oscillator" "per , ""Clock Modules,OSC (Oscillator)"""
|
|
)
|
|
)
|
|
popup "Memories and Memory Interfaces"
|
|
(
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))
|
|
(
|
|
menuitem "LMEM;Local Memory Controller" "per , ""Memories and Memory Interfaces,LMEM (Local Memory Controller)"""
|
|
)
|
|
menuitem "FMC;Flash Memory Controller" "per , ""Memories and Memory Interfaces,FMC (Flash Memory Controller)"""
|
|
menuitem "FTFL;Flash Memory Module" "per , ""Memories and Memory Interfaces,FTFL (Flash Memory Module)"""
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))
|
|
(
|
|
menuitem "NFC;NAND Flash Controller" "per , ""Memories and Memory Interfaces,NFC (NAND Flash Controller)"""
|
|
)
|
|
if cpuis("MK10D????V??10")||cpuis("MK10DX???V??7")||cpuis("MK10DX??V??7")||cpuis("MK10DX???ZV??10R")
|
|
(
|
|
menuitem "FLEXBUS;External Bus Interface" "per , ""Memories and Memory Interfaces,FLEXBUS (External Bus Interface)"""
|
|
)
|
|
)
|
|
popup "Security and Integrity Modules"
|
|
(
|
|
menuitem "CRC;Cyclic Redundancy Check" "per , ""Security and integrity modules,CRC (Cyclic Redundancy Check)"""
|
|
if (cpuis("MK11D????AVLK5")||cpuis("MK11D????AVLK5R")||cpuis("MK11D????AVMC5"))||cpuis("MK11D????VLK5R")
|
|
(
|
|
menuitem "MMCAU;Memory-Mapped Cryptographic Acceleration Unit" "per , ""Security and integrity modules,MMCAU (Memory-Mapped Cryptographic Acceleration Unit)"""
|
|
menuitem "RNGA;Random Number Generator Accelerator" "per , ""Security and integrity modules,RNGA (Random Number Generator Accelerator)"""
|
|
)
|
|
)
|
|
popup "Analog Modules"
|
|
(
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))
|
|
(
|
|
popup "ADC;Analog-to-Digital Converter"
|
|
(
|
|
menuitem "ADC 0" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 0"""
|
|
menuitem "ADC 1" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 1"""
|
|
menuitem "ADC 2" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 2"""
|
|
menuitem "ADC 3" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 3"""
|
|
)
|
|
)
|
|
else if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))||(cpuis("MK10DX64V??7")||cpuis("MK10DX128V??7")||cpuis("MK10DX256V??7"))||(cpuis("MK10DN512V??10")||cpuis("MK10DX128V??10")||cpuis("MK10DX256V??10")||cpuis("MK10DN512ZV??10*")||cpuis("MK10DX256ZV??10*"))
|
|
(
|
|
popup "ADC;Analog-to-Digital Converter"
|
|
(
|
|
menuitem "ADC 0" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 0"""
|
|
menuitem "ADC 1" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "ADC 0;Analog-to-Digital Converter" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 0"""
|
|
)
|
|
popup "HSCMP;Comparator/6-bit DAC Converter"
|
|
(
|
|
menuitem "CMP 0" "per , ""Analog Modules,HSCMP (Comparator/6-bit DAC Converter),CMP 0"""
|
|
menuitem "CMP 1" "per , ""Analog Modules,HSCMP (Comparator/6-bit DAC Converter),CMP 1"""
|
|
if ((cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))||(cpuis("MK10DX64V??7")||cpuis("MK10DX128V??7")||cpuis("MK10DX256V??7"))||(cpuis("MK10DN512V??10")||cpuis("MK10DX128V??10")||cpuis("MK10DX256V??10"))||cpuis("MK10DN512ZV??10*")||cpuis("MK10DX256ZV??10*"))
|
|
(
|
|
menuitem "CMP 2" "per , ""Analog Modules,HSCMP (Comparator/6-bit DAC Converter),CMP 2"""
|
|
)
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))
|
|
(
|
|
menuitem "CMP 3" "per , ""Analog Modules,HSCMP (Comparator/6-bit DAC Converter),CMP 3"""
|
|
)
|
|
)
|
|
if (!cpuis("MK12D???VLF5")&&!cpuis("MK11D????VLK5")&&!cpuis("MK11D????VLK5*")&&(!cpuis("MK11D????AVLK5*"))&&!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5")))||(cpuis("MK11?????VMC5")||cpuis("MK11??????VMC5"))
|
|
(
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))||cpuis("MK10DN512VMC10")||cpuis("MK10D????VLQ10")||cpuis("MK10D????VMD10")||cpuis("MK10DN512ZVMC10")||cpuis("MK10DN512ZVLQ10")||cpuis("MK10DN512ZVMD10")||cpuis("MK10DX256ZVLQ10")||cpuis("MK10DX256ZVLQ10R")||cpuis("MK10DX256ZVMD10")
|
|
(
|
|
popup "DAC;12-bit Digital-to-Analog Converter"
|
|
(
|
|
menuitem "DAC 0" "per , ""Analog Modules,DAC (12-bit Digital-to-Analog Converter),DAC 0"""
|
|
menuitem "DAC 1" "per , ""Analog Modules,DAC (12-bit Digital-to-Analog Converter),DAC 1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "DAC 0;12-bit Digital-to-Analog Converter" "per , ""Analog Modules,DAC (12-bit Digital-to-Analog Converter),DAC 0"""
|
|
)
|
|
)
|
|
if (!cpuis("MK11D????VLK5*")&&!cpuis("MK11D????AVLK5*")&&!cpuis("MK10D????VFM5"))||(cpuis("MK10D???VFM5")||cpuis("MK11?????VMC5")||cpuis("MK11??????VMC5"))
|
|
(
|
|
menuitem "VREFV1;Voltage Reference" "per , ""Analog Modules,VREFV1 (Voltage Reference)"""
|
|
)
|
|
)
|
|
popup "Timers"
|
|
(
|
|
menuitem "PDB;Programmable Delay Block" "per , ""Timers,PDB (Programmable Delay Block)"""
|
|
popup "FTM;FlexTimer"
|
|
(
|
|
menuitem "FTM 0" "per , ""Timers,FTM (FlexTimer),FTM 0"""
|
|
menuitem "FTM 1" "per , ""Timers,FTM (FlexTimer),FTM 1"""
|
|
if (!cpuis("MK12D???VLF5")&&!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5")))
|
|
(
|
|
menuitem "FTM 2" "per , ""Timers,FTM (FlexTimer),FTM 2"""
|
|
)
|
|
if !(cpuis("MK10D*")||(cpuis("MK11D????AVLK5")||cpuis("MK11D????AVMC5")||cpuis("MK11D????VLK5")||cpuis("MK11D????VMC5"))||(cpuis("MK12D????VLH5")||cpuis("MK12D????VLF5")||cpuis("MK12D????VLK5")||cpuis("MK12D????VMC5"))||cpuis("MK11DN512AVLK5R")||cpuis("MK11DN512VLK5R"))
|
|
(
|
|
menuitem "FTM 3" "per , ""Timers,FTM (FlexTimer),FTM 3"""
|
|
)
|
|
)
|
|
menuitem "PIT;Periodic Interrupt Timer" "per , ""Timers,PIT (Periodic Interrupt Timer)"""
|
|
menuitem "LPT;Low Power Timer" "per , ""Timers,LPT (Low Power Timer)"""
|
|
menuitem "CMT;Carrier Modulator Transmitter" "per , ""Timers,CMT (Carrier Modulator Transmitter)"""
|
|
menuitem "RTC;Real Time Clock" "per , ""Timers,RTC (Real Time Clock)"""
|
|
)
|
|
popup "Communication Interfaces"
|
|
(
|
|
if ((cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))||cpuis("MK10D*"))&&!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5"))
|
|
(
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))||(cpuis("MK10DN512V??10")||cpuis("MK10DX128V??10")||cpuis("MK10DX256V??10"))
|
|
(
|
|
popup "CAN;FlexCAN"
|
|
(
|
|
menuitem "CAN 0" "per , ""Communication Interfaces,CAN (FlexCAN),CAN 0"""
|
|
menuitem "CAN 1" "per , ""Communication Interfaces,CAN (FlexCAN),CAN 1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "CAN 0;FlexCAN" "per , ""Communication Interfaces,CAN (FlexCAN),CAN 0"""
|
|
)
|
|
)
|
|
if (!cpuis("MK12D???VLF5")&&!cpuis("MK12D????VLH5")&&!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5")))
|
|
(
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI 0" "per , ""Communication Interfaces,SPI (Serial Peripheral Interface),SPI 0"""
|
|
menuitem "SPI 1" "per , ""Communication Interfaces,SPI (Serial Peripheral Interface),SPI 1"""
|
|
if (!(cpuis("MK11D????AVLK5")||cpuis("MK11D????AVMC5"))&&!(cpuis("MK12D????VLH5")||cpuis("MK12D????VLF5")||cpuis("MK12D????VLK5")||cpuis("MK12D????VMC5"))&&!(cpuis("MK10DX64V??7")||cpuis("MK10DX128V??7")||cpuis("MK10DX256V??7"))&&!(cpuis("MK11??????VLK5")||cpuis("MK11?????VLK5")||cpuis("MK12?????VLK5")||cpuis("MK10?????VLK10")||cpuis("MK10?????VLK7")||cpuis("MK10????VLK7"))&&!cpuis("MK10DN512VMB10")&&!cpuis("MK10DN512ZVLK10*")&&!cpuis("MK11DN512AVLK5R*")&&!cpuis("MK11DN512VLK5R*"))
|
|
(
|
|
menuitem "SPI 2" "per , ""Communication Interfaces,SPI (Serial Peripheral Interface),SPI 2"""
|
|
)
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "SPI 0;Serial Peripheral Interface" "per , ""Communication Interfaces,SPI (Serial Peripheral Interface),SPI 0"""
|
|
)
|
|
if (!cpuis("MK12D???VLF5")&&!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5")))
|
|
(
|
|
popup "I2C;Inter-Integrated Circuit"
|
|
(
|
|
menuitem "I2C 0" "per , ""Communication Interfaces,I2C (Inter-Integrated Circuit),I2C 0"""
|
|
menuitem "I2C 1" "per , ""Communication Interfaces,I2C (Inter-Integrated Circuit),I2C 1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
menuitem "I2C 0;Inter-Integrated Circuit" "per , ""Communication Interfaces,I2C (Inter-Integrated Circuit),I2C 0"""
|
|
)
|
|
popup "UART;Universal Asynchronous Rx/Tx"
|
|
(
|
|
menuitem "UART 0" "per , ""Communication Interfaces,UART (Universal Asynchronous Receiver/Transmitter),UART 0"""
|
|
menuitem "UART 1" "per , ""Communication Interfaces,UART (Universal Asynchronous Receiver/Transmitter),UART 1"""
|
|
menuitem "UART 2" "per , ""Communication Interfaces,UART (Universal Asynchronous Receiver/Transmitter),UART 2"""
|
|
if (!(cpuis("MK10D?128V??5")||cpuis("MK10D?64V??5")||cpuis("MK10D?32V??5"))&&!(cpuis("MK10DX???VLH7")||cpuis("MK10DX64VLH7")))
|
|
(
|
|
menuitem "UART 3" "per , ""Communication Interfaces,UART (Universal Asynchronous Receiver/Transmitter),UART 3"""
|
|
if !(cpuis("MK11??????VLK5")||cpuis("MK11?????VLK5")||cpuis("MK12?????VLK5")||cpuis("MK10?????VLK10")||cpuis("MK10?????VLK7")||cpuis("MK10????VLK7"))&&!cpuis("MMK10DN512VMB10")&&!(cpuis("MK11D????AVLK5")||cpuis("MK11D????AVMC5"))&&!(cpuis("MK12D????VLH5")||cpuis("MK12D????VLF5")||cpuis("MK12D????VLK5")||cpuis("MK12D????VMC5"))&&!cpuis("MK10DN512ZVLK10*")&&!cpuis("MK11DN512AVLK5R*")&&!cpuis("MK11DN512VLK5R*")
|
|
(
|
|
menuitem "UART 4" "per , ""Communication Interfaces,UART (Universal Asynchronous Receiver/Transmitter),UART 4"""
|
|
if !(cpuis("MK10?????VLL7")||cpuis("MK10?????VLL10"))&&!cpuis("MK10DX???VMC7")&&!cpuis("MK10DX??VMC7")
|
|
(
|
|
menuitem "UART 5" "per , ""Communication Interfaces,UART (Universal Asynchronous Receiver/Transmitter),UART 5"""
|
|
)
|
|
)
|
|
)
|
|
)
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))||(cpuis("MK10DN512V??10")||cpuis("MK10DX128V??10")||cpuis("MK10DX256V??10"))
|
|
(
|
|
menuitem "SDHC;Secured digital host controller" "per , ""Communication Interfaces,SDHC (Secured digital host controller)"""
|
|
)
|
|
if (cpuis("MK10F????VLQ12")||cpuis("MK10F????VMD12"))
|
|
(
|
|
popup "I2S/SAI"
|
|
(
|
|
menuitem "I2S 0/SAI 0" "per , ""Communication Interfaces,I2S/SAI,I2S 0/SAI 0"""
|
|
menuitem "I2S 1/SAI 1" "per , ""Communication Interfaces,I2S/SAI,I2S 1/SAI 1"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
if (cpuis("MK10DN512ZV??10*")||cpuis("MK10DX256ZV??10*")||cpuis("MK11DN512AVLK5R")||cpuis("MK11DN512VLK5R"))
|
|
(
|
|
menuitem "I2S" "per , ""Communication Interfaces,I2S (Integrated interchip sound)"""
|
|
)
|
|
else
|
|
(
|
|
menuitem "I2S 0/SAI 0" "per , ""Communication Interfaces,I2S/SAI,I2S 0/SAI 0"""
|
|
)
|
|
)
|
|
)
|
|
popup "Human-Machine Interfaces"
|
|
(
|
|
popup "GPIO;GPIO Controller"
|
|
(
|
|
menuitem "GPIO A" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO A"""
|
|
menuitem "GPIO B" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO B"""
|
|
menuitem "GPIO C" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO C"""
|
|
menuitem "GPIO D" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO D"""
|
|
menuitem "GPIO E" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO E"""
|
|
)
|
|
if cpuis("MK10*")
|
|
(
|
|
menuitem "TSI;Touch sense input" "per , ""Human-Machine Interfaces,TSI (Touch sense input)"""
|
|
)
|
|
)
|
|
)
|
|
)
|