375 lines
15 KiB
Plaintext
375 lines
15 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: GD32F20x Specific Menu
|
|
; @Props: Released
|
|
; @Author: DAB, JDU, NEJ
|
|
; @Changelog: 2022-02-08 DAB
|
|
; 2023-02-16 JDU
|
|
; 2023-11-06 NEJ
|
|
; @Manufacturer: GigaDevice - GigaDevice Semiconductor Inc.
|
|
; @Core: Cortex-M3
|
|
; @Chip: GD32F205RC, GD32F205RE, GD32F205RG, GD32F205RK, GD32F205VC, GD32F205VE,
|
|
; GD32F205VG, GD32F205VK, GD32F205ZC, GD32F205ZE, GD32F205ZG, GD32F205ZK,
|
|
; GD32F207IE, GD32F207IG, GD32F207IK, GD32F207RC, GD32F207RE, GD32F207RG,
|
|
; GD32F207RK, GD32F207VC, GD32F207VE, GD32F207VG, GD32F207VK, GD32F207ZC,
|
|
; GD32F207ZE, GD32F207ZG, GD32F207ZK
|
|
; @Copyright: (C) 1989-2023 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: mengd32f20x.men 16950 2023-11-08 11:31:40Z kwisniewski $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M3)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M3),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M3),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M3),Nested Vectored Interrupt Controller"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M3),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M3),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M3),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "ADC;Analog-to-Digital Converter"
|
|
(
|
|
menuitem "ADC0" "per , ""ADC (Analog-to-Digital Converter),ADC0"""
|
|
menuitem "ADC1" "per , ""ADC (Analog-to-Digital Converter),ADC1"""
|
|
menuitem "ADC2" "per , ""ADC (Analog-to-Digital Converter),ADC2"""
|
|
)
|
|
menuitem "AFIO;Alternate Function I/Os" "per , ""AFIO (Alternate Function I/Os)"""
|
|
menuitem "BKP;Backup Registers" "per , ""BKP (Backup Registers)"""
|
|
popup "CAN;Controller Area Network"
|
|
(
|
|
menuitem "CAN0" "per , ""CAN (Controller Area Network),CAN0"""
|
|
menuitem "CAN1" "per , ""CAN (Controller Area Network),CAN1"""
|
|
)
|
|
menuitem "CAU;Cryptographic Acceleration Unit" "per , ""CAU (Cryptographic Acceleration Unit)"""
|
|
menuitem "CRC;Cyclic Redundancy Check Calculation Unit" "per , ""CRC (Cyclic Redundancy Check Calculation Unit)"""
|
|
menuitem "DAC;Digital-to-Analog Converter" "per , ""DAC (Digital-to-Analog Converter)"""
|
|
menuitem "DBG;Debug" "per , ""DBG (Debug)"""
|
|
menuitem "DCI;Digital Camera Interface" "per , ""DCI (Digital Camera Interface)"""
|
|
popup "DMA;Direct Memory Access"
|
|
(
|
|
menuitem "DMA0" "per , ""DMA (Direct Memory Access),DMA0"""
|
|
menuitem "DMA1" "per , ""DMA (Direct Memory Access),DMA1"""
|
|
)
|
|
popup "ENET;Ethernet"
|
|
(
|
|
menuitem "ENET_DMA" "per , ""ENET (Ethernet),ENET_DMA"""
|
|
menuitem "ENET_MAC" "per , ""ENET (Ethernet),ENET_MAC"""
|
|
menuitem "ENET_MSC" "per , ""ENET (Ethernet),ENET_MSC"""
|
|
menuitem "ENET_PTP" "per , ""ENET (Ethernet),ENET_PTP"""
|
|
)
|
|
menuitem "EXMC;External Memory Controller" "per , ""EXMC (External Memory Controller)"""
|
|
menuitem "EXTI;External Interrupt/Event Controller" "per , ""EXTI (External Interrupt/Event Controller)"""
|
|
menuitem "FMC;Flash Memory Controller" "per , ""FMC (Flash Memory Controller)"""
|
|
menuitem "FWDGT;Free Watchdog Timer" "per , ""FWDGT (Free Watchdog Timer)"""
|
|
popup "GPIO;General Purpose I/Os"
|
|
(
|
|
menuitem "GPIOA" "per , ""GPIO (General Purpose I/Os),GPIOA"""
|
|
menuitem "GPIOB" "per , ""GPIO (General Purpose I/Os),GPIOB"""
|
|
menuitem "GPIOC" "per , ""GPIO (General Purpose I/Os),GPIOC"""
|
|
menuitem "GPIOD" "per , ""GPIO (General Purpose I/Os),GPIOD"""
|
|
menuitem "GPIOE" "per , ""GPIO (General Purpose I/Os),GPIOE"""
|
|
menuitem "GPIOF" "per , ""GPIO (General Purpose I/Os),GPIOF"""
|
|
menuitem "GPIOG" "per , ""GPIO (General Purpose I/Os),GPIOG"""
|
|
menuitem "GPIOH" "per , ""GPIO (General Purpose I/Os),GPIOH"""
|
|
menuitem "GPIOI" "per , ""GPIO (General Purpose I/Os),GPIOI"""
|
|
)
|
|
menuitem "HAU;Hash Acceleration Unit" "per , ""HAU (Hash Acceleration Unit)"""
|
|
popup "I2C;Inter-Integrated Circuit Interface"
|
|
(
|
|
menuitem "I2C0" "per , ""I2C (Inter-Integrated Circuit Interface),I2C0"""
|
|
menuitem "I2C1" "per , ""I2C (Inter-Integrated Circuit Interface),I2C1"""
|
|
)
|
|
menuitem "NVIC;Nested Vectored Interrupt" "per , ""NVIC (Nested Vectored Interrupt)"""
|
|
menuitem "PMU;Power Management Unit" "per , ""PMU (Power Management Unit)"""
|
|
menuitem "RCU;Reset and Clock Unit" "per , ""RCU (Reset and Clock Unit)"""
|
|
menuitem "RTC;Real-Time Clock" "per , ""RTC (Real-Time Clock)"""
|
|
menuitem "SDIO;Secure Digital Input/Output Interface" "per , ""SDIO (Secure Digital Input/Output Interface)"""
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI0" "per , ""SPI (Serial Peripheral Interface),SPI0"""
|
|
menuitem "SPI1" "per , ""SPI (Serial Peripheral Interface),SPI1"""
|
|
menuitem "SPI2" "per , ""SPI (Serial Peripheral Interface),SPI2"""
|
|
)
|
|
popup "TIMER;Timer"
|
|
(
|
|
menuitem "TIMER0;Advanced Timer" "per , ""TIMER (Timer),TIMER0"""
|
|
menuitem "TIMER1;General Level0 Timer" "per , ""TIMER (Timer),TIMER1"""
|
|
menuitem "TIMER2;General Level0 Timer" "per , ""TIMER (Timer),TIMER2"""
|
|
menuitem "TIMER3;General Level0 Timer" "per , ""TIMER (Timer),TIMER3"""
|
|
menuitem "TIMER4;General Level0 Timer" "per , ""TIMER (Timer),TIMER4"""
|
|
menuitem "TIMER5;Basic Timer" "per , ""TIMER (Timer),TIMER5"""
|
|
menuitem "TIMER6;Basic Timer" "per , ""TIMER (Timer),TIMER6"""
|
|
menuitem "TIMER7;Advanced Timer" "per , ""TIMER (Timer),TIMER7"""
|
|
menuitem "TIMER8;General Level1 Timer" "per , ""TIMER (Timer),TIMER8"""
|
|
menuitem "TIMER9;General Level2 Timer" "per , ""TIMER (Timer),TIMER9"""
|
|
menuitem "TIMER10;General Level2 Timer" "per , ""TIMER (Timer),TIMER10"""
|
|
menuitem "TIMER11;General Level1 Timer" "per , ""TIMER (Timer),TIMER11"""
|
|
menuitem "TIMER12;General Level2 Timer" "per , ""TIMER (Timer),TIMER12"""
|
|
menuitem "TIMER13;General Level2 Timer" "per , ""TIMER (Timer),TIMER13"""
|
|
)
|
|
menuitem "TLI;TFT-LCD Interface" "per , ""TLI (TFT-LCD Interface)"""
|
|
menuitem "TRNG;True Random Number Generator" "per , ""TRNG (True Random Number Generator)"""
|
|
popup "USART;Universal Synchronous/Asynchronous Receiver/Transmitter"
|
|
(
|
|
menuitem "UART3" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),UART3"""
|
|
menuitem "UART4" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),UART4"""
|
|
menuitem "UART6" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),UART6"""
|
|
menuitem "UART7" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),UART7"""
|
|
menuitem "USART0" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART0"""
|
|
menuitem "USART1" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART1"""
|
|
menuitem "USART2" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART2"""
|
|
menuitem "USART5" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART5"""
|
|
)
|
|
popup "USBFS;Universal Serial Bus Full-Speed Interface"
|
|
(
|
|
menuitem "USBFS_DEVICE" "per , ""USBFS (Universal Serial Bus Full-Speed Interface),USBFS_DEVICE"""
|
|
menuitem "USBFS_GLOBAL" "per , ""USBFS (Universal Serial Bus Full-Speed Interface),USBFS_GLOBAL"""
|
|
menuitem "USBFS_HOST" "per , ""USBFS (Universal Serial Bus Full-Speed Interface),USBFS_HOST"""
|
|
menuitem "USBFS_PWRCLK" "per , ""USBFS (Universal Serial Bus Full-Speed Interface),USBFS_PWRCLK"""
|
|
)
|
|
menuitem "WWDGT;Window Watchdog Timer" "per , ""WWDGT (Window Watchdog Timer)"""
|
|
)
|
|
)
|