483 lines
21 KiB
Plaintext
483 lines
21 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: MB9DF125 MB9EF126 MB9DF126 MB9EF226 Specific Menu
|
|
; @Props: Released
|
|
; @Author: SLA, SOL, TPP, ZAN, KNO, MKK
|
|
; @Changelog:
|
|
; 2011-03-14
|
|
; 2012-04-17
|
|
; 2013-01-24
|
|
; 2015-02-19 MKK
|
|
; 2015-03-03 MKK
|
|
; @Manufacturer: CYPRESS
|
|
; @Core: Cortex-R4
|
|
; @Chip: MB9DF125, MB9DF126, MB9EF126, MB9EF226
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menfcr4.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-R4)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-R4),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-R4),System Control and Configuration"""
|
|
menuitem "[:chip]MPU Control and Configuration" "per , ""Core Registers (Cortex-R4),MPU Control and Configuration"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-R4),Cache Control and Configuration"""
|
|
menuitem "[:chip]TCM Control and Configuration" "per , ""Core Registers (Cortex-R4),TCM Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-R4),System Performance Monitor"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-R4),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-R4),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-R4),Watchpoint Control Registers"""
|
|
)
|
|
separator
|
|
menuitem "System Controller" "per , ""System Controller"""
|
|
menuitem "Real Time Clock" "per , ""Real Time Clock"""
|
|
menuitem "Watchdog Timer" "per , ""Watchdog Timer"""
|
|
menuitem "Security Checker" "per , ""Security Checker"""
|
|
popup "Memory Protection Units for AXI"
|
|
(
|
|
menuitem "DMA0" "per , ""Memory Protection Units for AXI,DMA0"""
|
|
menuitem "GFX" "per , ""Memory Protection Units for AXI,GFX"""
|
|
menuitem "SHE0" "per , ""Memory Protection Units for AXI,SHE0"""
|
|
)
|
|
popup "Memory Protection Units for AHB"
|
|
(
|
|
menuitem "MLB0" "per , ""Memory Protection Units for AHB,MLB0"""
|
|
)
|
|
menuitem "Programmable CRC" "per , ""Programmable CRC"""
|
|
menuitem "Tightly Coupled Flash" "per , ""Tightly Coupled Flash"""
|
|
menuitem "EEPROM Emulation Flash" "per , ""EEPROM Emulation Flash"""
|
|
menuitem "TCM RAM Interface" "per , ""TCM RAM Interface"""
|
|
menuitem "SRAM Interface" "per , ""SRAM Interface"""
|
|
popup "Resource Input Configuration"
|
|
(
|
|
menuitem "RICFG0" "per , ""Resource Input Configuration,RICFG0"""
|
|
menuitem "RICFG1" "per , ""Resource Input Configuration,RICFG1"""
|
|
menuitem "RICFG3" "per , ""Resource Input Configuration,RICFG3"""
|
|
menuitem "RICFG4" "per , ""Resource Input Configuration,RICFG4"""
|
|
menuitem "RICFG7" "per , ""Resource Input Configuration,RICFG7"""
|
|
menuitem "RICFG8" "per , ""Resource Input Configuration,RICFG8"""
|
|
)
|
|
menuitem "BootROM Hardware Interface" "per , ""BootROM Hardware Interface"""
|
|
menuitem "BootROM Software Interface" "per , ""BootROM Software Interface"""
|
|
menuitem "Interrupt Controller" "per , ""Interrupt Controller"""
|
|
menuitem "Port Pin Configuration" "per , ""Port Pin Configuration"""
|
|
menuitem "External Interrupt Capture Unit" "per , ""External Interrupt Capture Unit"""
|
|
menuitem "Timing Protection Unit" "per , ""Timing Protection Unit"""
|
|
menuitem "Peripheral Protection Unit" "per , ""Peripheral Protection Unit"""
|
|
popup "Bus Error Collection Unit"
|
|
(
|
|
menuitem "BECU 0" "per , ""Bus Error Collection Unit,BECU 0"""
|
|
menuitem "BECU 1" "per , ""Bus Error Collection Unit,BECU 1"""
|
|
menuitem "BECU 3" "per , ""Bus Error Collection Unit,BECU 3"""
|
|
)
|
|
menuitem "RETENTIONRAM" "per , ""RETENTIONRAM"""
|
|
menuitem "External Interrupts" "per , ""External Interrupts"""
|
|
menuitem "Sound Generator" "per , ""Sound Generator"""
|
|
separator
|
|
menuitem "16-bit I/O Timer" "per , ""16-bit I/O Timer"""
|
|
popup "Free Running Timers"
|
|
(
|
|
menuitem "FRT 0" "per , ""16-bit I/O Timer,Free Running Timers,FRT 0"""
|
|
menuitem "FRT 1" "per , ""16-bit I/O Timer,Free Running Timers,FRT 1"""
|
|
menuitem "FRT 2" "per , ""16-bit I/O Timer,Free Running Timers,FRT 2"""
|
|
menuitem "FRT 3" "per , ""16-bit I/O Timer,Free Running Timers,FRT 3"""
|
|
menuitem "FRT 16" "per , ""16-bit I/O Timer,Free Running Timers,FRT 16"""
|
|
menuitem "FRT 17" "per , ""16-bit I/O Timer,Free Running Timers,FRT 17"""
|
|
menuitem "FRT 18" "per , ""16-bit I/O Timer,Free Running Timers,FRT 18"""
|
|
menuitem "FRT 19" "per , ""16-bit I/O Timer,Free Running Timers,FRT 19"""
|
|
)
|
|
popup "Output Compare Units"
|
|
(
|
|
menuitem "OCU 0" "per , ""16-bit I/O Timer,Output Compare Units,OCU 0"""
|
|
menuitem "OCU 1" "per , ""16-bit I/O Timer,Output Compare Units,OCU 1"""
|
|
menuitem "OCU 16" "per , ""16-bit I/O Timer,Output Compare Units,OCU 16"""
|
|
menuitem "OCU 17" "per , ""16-bit I/O Timer,Output Compare Units,OCU 17"""
|
|
)
|
|
popup "Input Capture Units"
|
|
(
|
|
menuitem "ICU 2" "per , ""16-bit I/O Timer,Input Capture Unit,ICU 2"""
|
|
menuitem "ICU 3" "per , ""16-bit I/O Timer,Input Capture Unit,ICU 3"""
|
|
menuitem "ICU 18" "per , ""16-bit I/O Timer,Input Capture Unit,ICU 18"""
|
|
menuitem "ICU 19" "per , ""16-bit I/O Timer,Input Capture Unit,ICU 19"""
|
|
)
|
|
separator
|
|
menuitem "Programmable Pulse Generator" "per , ""Programmable Pulse Generator"""
|
|
popup "PPG Core-Registers"
|
|
(
|
|
menuitem "PPG 0" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 0"""
|
|
menuitem "PPG 1" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 1"""
|
|
menuitem "PPG 2" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 2"""
|
|
menuitem "PPG 3" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 3"""
|
|
menuitem "PPG 4" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 4"""
|
|
menuitem "PPG 5" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 5"""
|
|
menuitem "PPG 6" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 6"""
|
|
menuitem "PPG 7" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 7"""
|
|
menuitem "PPG 8" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 8"""
|
|
menuitem "PPG 9" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 9"""
|
|
menuitem "PPG 10" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 10"""
|
|
menuitem "PPG 11" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 11"""
|
|
menuitem "PPG 12" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 12"""
|
|
menuitem "PPG 13" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 13"""
|
|
menuitem "PPG 14" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 14"""
|
|
menuitem "PPG 15" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 15"""
|
|
menuitem "PPG 64" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 64"""
|
|
menuitem "PPG 65" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 65"""
|
|
menuitem "PPG 66" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 66"""
|
|
menuitem "PPG 67" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 67"""
|
|
menuitem "PPG 68" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 68"""
|
|
menuitem "PPG 69" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 69"""
|
|
menuitem "PPG 70" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 70"""
|
|
menuitem "PPG 71" "per , ""Programmable Pulse Generator,PPG Core Registers,PPG 71"""
|
|
)
|
|
menuitem "PPG Group Control Registers" "per , ""Programmable Pulse Generator,PPG Group Control Registers"""
|
|
menuitem "PPG General Control Registers" "per , ""Programmable Pulse Generator,PPG General Control Registers"""
|
|
separator
|
|
popup "32-bit Reload Timer"
|
|
(
|
|
menuitem "RLT 0" "per , ""32-bit Reload Timer,RLT 0"""
|
|
menuitem "RLT 1" "per , ""32-bit Reload Timer,RLT 1"""
|
|
menuitem "RLT 2" "per , ""32-bit Reload Timer,RLT 2"""
|
|
menuitem "RLT 3" "per , ""32-bit Reload Timer,RLT 3"""
|
|
menuitem "RLT 4" "per , ""32-bit Reload Timer,RLT 4"""
|
|
menuitem "RLT 5" "per , ""32-bit Reload Timer,RLT 5"""
|
|
menuitem "RLT 6" "per , ""32-bit Reload Timer,RLT 6"""
|
|
menuitem "RLT 7" "per , ""32-bit Reload Timer,RLT 7"""
|
|
menuitem "RLT 8" "per , ""32-bit Reload Timer,RLT 8"""
|
|
menuitem "RLT 9" "per , ""32-bit Reload Timer,RLT 9"""
|
|
)
|
|
popup "Stepper Motor Controller"
|
|
(
|
|
menuitem "SMC 0" "per , ""Stepper Motor Controller,SMC 0"""
|
|
menuitem "SMC 1" "per , ""Stepper Motor Controller,SMC 1"""
|
|
menuitem "SMC 2" "per , ""Stepper Motor Controller,SMC 2"""
|
|
menuitem "SMC 3" "per , ""Stepper Motor Controller,SMC 3"""
|
|
menuitem "SMC 4" "per , ""Stepper Motor Controller,SMC 4"""
|
|
menuitem "SMC 5" "per , ""Stepper Motor Controller,SMC 5"""
|
|
menuitem "SMC Trigger Group" "per , ""Stepper Motor Controller,Stepper Motor Controller Trigger Group"""
|
|
)
|
|
separator
|
|
menuitem "CAN Controller" "per , ""CAN Controller"""
|
|
popup "CAN 0"
|
|
(
|
|
menuitem "Message Interface Register Sets" "per , ""CAN Controller,CAN 0,Message Interface Register Sets"""
|
|
menuitem "Message Handler Registers" "per , ""CAN Controller,CAN 0,Message Handler Registers"""
|
|
menuitem "Debug Register" "per , ""CAN Controller,CAN 0,Debug Register"""
|
|
)
|
|
popup "CAN 1"
|
|
(
|
|
menuitem "Message Interface Register Sets" "per , ""CAN Controller,CAN 1,Message Interface Register Sets"""
|
|
menuitem "Message Handler Registers" "per , ""CAN Controller,CAN 1,Message Handler Registers"""
|
|
menuitem "Debug Register" "per , ""CAN Controller,CAN 1,Debug Register"""
|
|
)
|
|
if (cpu()!="MB9DF125"&&cpu()!="MB9EF226")
|
|
(
|
|
popup "CAN 2"
|
|
(
|
|
menuitem "Message Interface Register Sets" "per , ""CAN Controller,CAN 2,Message Interface Register Sets"""
|
|
menuitem "Message Handler Registers" "per , ""CAN Controller,CAN 2,Message Handler Registers"""
|
|
menuitem "Debug Register" "per , ""CAN Controller,CAN 2,Debug Register"""
|
|
)
|
|
)
|
|
separator
|
|
popup "LIN-USART"
|
|
(
|
|
menuitem "USART 0" "per , ""LIN-USART,USART 0"""
|
|
menuitem "USART 6" "per , ""LIN-USART,USART 6"""
|
|
)
|
|
menuitem "I2C Interface" "per , ""I2C Interface"""
|
|
popup "Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI 0" "per , ""SPI (Serial Peripheral Interface),SPI0"""
|
|
menuitem "SPI 1" "per , ""SPI (Serial Peripheral Interface),SPI1"""
|
|
menuitem "SPI 2" "per , ""SPI (Serial Peripheral Interface),SPI2"""
|
|
)
|
|
menuitem "High Speed SPI Interface" "per , ""High Speed SPI Interface"""
|
|
popup "Inter IC Sound"
|
|
(
|
|
menuitem "I2S 0" "per , ""Inter IC Sound,I2S 0"""
|
|
menuitem "I2S 1" "per , ""Inter IC Sound,I2S 1"""
|
|
)
|
|
popup "GPIO"
|
|
(
|
|
menuitem "Data Direction Registers" "per , ""GPIO,Data Direction Registers"""
|
|
menuitem "Port Data Output Registers" "per , ""GPIO,Port Data Output Registers"""
|
|
menuitem "Port Input Data Registers" "per , ""GPIO,Port Input Data Registers"""
|
|
menuitem "Port PPU Enable Registers" "per , ""GPIO,Port PPU Enable registers"""
|
|
)
|
|
popup "A/D Converter"
|
|
(
|
|
menuitem "ADC0" "per , ""A/D Converter,ADC0"""
|
|
)
|
|
popup "Bus Support Unit"
|
|
(
|
|
menuitem "BSU 0" "per , ""Bus Support Unit,BSU 0"""
|
|
menuitem "BSU 1" "per , ""Bus Support Unit,BSU 1"""
|
|
menuitem "BSU 3" "per , ""Bus Support Unit,BSU 3"""
|
|
menuitem "BSU 4" "per , ""Bus Support Unit,BSU 4"""
|
|
menuitem "BSU 5" "per , ""Bus Support Unit,BSU 5"""
|
|
menuitem "BSU 6" "per , ""Bus Support Unit,BSU 6"""
|
|
menuitem "BSU 7" "per , ""Bus Support Unit,BSU 7"""
|
|
menuitem "BSU 8" "per , ""Bus Support Unit,BSU 8"""
|
|
if (!cpuis("MB9EF226"))
|
|
(
|
|
menuitem "BSU 10" "per , ""Bus Support Unit,BSU 10"""
|
|
)
|
|
)
|
|
menuitem "Up/Down Counter" "per , ""Up/Down Counter"""
|
|
if (cpu()!="MB9EF226"&&cpu()!="MB9EF126"&&cpu()!="MB9DF125")
|
|
(
|
|
menuitem "Automotive Remote Handler(ARH0)" "per , ""Automotive Remote Handler (ARH),ARH0"""
|
|
)
|
|
menuitem "DMA Controller DMA 0" "per , ""DMA Controller,DMA0"""
|
|
menuitem "Secure Hardware Extension (SHE)" "per , ""Secure Hardware Extension (SHE)"""
|
|
if cpuis("MB9EF226")
|
|
(
|
|
menuitem "Media Local Bus Interface (MLB0)" "per , ""Media Local Bus Interface (MLB),MLB0"""
|
|
)
|
|
if (!cpuis("MB9DF125")&&!cpuis("MB9DF126")&&!cpuis("MB9EF226"))
|
|
(
|
|
menuitem "Ethernet" "per , ""Ethernet"""
|
|
)
|
|
)
|
|
)
|