woody/Gen4_R-Car_Trace32
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
56d7259bc5914084f5f28e6f1b4fa19789c3f699
Gen4_R-Car_Trace32/2_Trunk/menconcerto_arm.men
woody d411edd9b4 add Trace32 File
2025-10-14 09:52:32 +09:00

365 lines
12 KiB
Plaintext
Raw Blame History

; --------------------------------------------------------------------------------
; @Title: Concerto Specific Menu
; @Props: Released
; @Author: BIC, CNA, ZAK, WYS, JKA, PBU, JRK
; @Changelog: 2012-08-19 BIC
; 2015-11-27 PBU
; 2017-01-10 JRK
; @Manufacturer: TI - Texas Instruments
; @Core: Cortex-M3
; @Chip: F28M35H52C, F28M35H22C, F28M35M52C, F28M35M22C,
; F28M35M20B, F28M35E20B,
; F28M36P63C2, F28M36P53C2, F28M36H53C2, F28M36H53B2,
; F28M36H33C2, F28M36H33B2,
; @Copyright: (C) 1989-2017 Lauterbach GmbH, licensed for use with TRACE32(R) only
; --------------------------------------------------------------------------------
; $Id: menconcerto_arm.men 16339 2023-07-03 13:30:14Z pegold $
add
menu
(
IF SOFTWARE.BUILD.BASE()>=69655.
(
popup "&CPU"
(
separator
IF CPU.FEATURE(MMU)
(
popup "[:mmu]MMU"
(
menuitem "[:mmureg]MMU Control" "MMU.view"
separator
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
separator
IF CPU.FEATURE(ITLBDUMP)
(
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
)
IF CPU.FEATURE(DTLBDUMP)
(
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
)
IF CPU.FEATURE(TLB0DUMP)
(
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
)
IF CPU.FEATURE(TLB1DUMP)
(
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
)
)
)
IF COMPonent.AVAILable("SMMU")
(
popup "[:mmu]SMMU"
(
menuitem "[:chip]SMMU1 Registers"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
SMMU.Register.Global &(name)
)
menuitem "[:mmureg]SMMU1 StreamMapTable"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
SMMU.StreamMapTable &(name)
)
IF COMPonent.AVAILable("SMMU2")
(
separator
menuitem "[:chip]SMMU2 Registers"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
SMMU.Register.Global &(name)
)
menuitem "[:mmureg]SMMU2 StreamMapTable"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
SMMU.StreamMapTable &(name)
)
)
IF COMPonent.AVAILable("SMMU3")
(
separator
menuitem "[:chip]SMMU3 Registers"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
SMMU.Register.Global &(name)
)
menuitem "[:mmureg]SMMU3 StreamMapTable"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
SMMU.StreamMapTable &(name)
)
)
IF COMPonent.AVAILable("SMMU4")
(
separator
menuitem "[:chip]SMMU4 Registers"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
SMMU.Register.Global &(name)
)
menuitem "[:mmureg]SMMU4 StreamMapTable"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
SMMU.StreamMapTable &(name)
)
)
IF COMPonent.AVAILable("SMMU5")
(
separator
menuitem "[:chip]SMMU5 Registers"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
SMMU.Register.Global &(name)
)
menuitem "[:mmureg]SMMU5 StreamMapTable"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
SMMU.StreamMapTable &(name)
)
)
IF COMPonent.AVAILable("SMMU6")
(
separator
menuitem "[:chip]SMMU6 Registers"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
SMMU.Register.Global &(name)
)
menuitem "[:mmureg]SMMU6 StreamMapTable"
(
PRIVATE &name
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
SMMU.StreamMapTable &(name)
)
)
)
)
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
(
popup "[:cache]Cache"
(
IF CPU.FEATURE(L1ICACHEDUMP)
(
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
menuitem "[:cache]ICACHE List" "CACHE.List IC"
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
)
IF CPU.FEATURE(L1DCACHEDUMP)
(
separator
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
menuitem "[:cache]DCACHE List" "CACHE.List DC"
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
)
IF CPU.FEATURE(L2CACHEDUMP)
(
separator
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
)
)
)
)
popup "&Trace"
(
separator
IF COMPonent.AVAILable("ITM")
(
popup "ITM"
(
default
menuitem "[:oconfig]ITM settings..." "ITM.state"
separator
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
)
)
IF COMPonent.AVAILable("STM")
(
popup "STM"
(
default
menuitem "[:oconfig]STM settings..." "STM.state"
separator
menuitem "[:alist]STMTrace List" "STMTrace.List"
)
)
IF COMPonent.AVAILable("HTM")
(
popup "HTM"
(
default
menuitem "[:oconfig]HTM settings..." "HTM.state"
separator
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
)
)
IF COMPonent.AVAILable("TPIU")
(
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
)
IF COMPonent.AVAILable("ETR")
(
menuitem "[:oconfig]ETR settings..."
(
PRIVATE &pdd
&pdd=OS.PDD()
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
)
)
)
popup "&Misc"
(
popup "Tools"
(
IF CPUIS64BIT()||CPU.FEATURE("SPR")
(
menuitem "ARM System Register Converter"
(
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
)
)
IF CPU.FEATURE("C15")
(
menuitem "ARM Coprocessor Converter"
(
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
)
)
)
)
popup "&Perf"
(
IF CPU.FEATURE(BMC)
(
before "Reset"
menuitem "[:bmc]Benchmark Counters" "BMC.state"
before "Reset"
separator
)
)
)
popup "Peripherals"
(
popup "[:chip]Core Registers (Cortex-M3)"
(
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M3),System Control"""
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M3),Memory Protection Unit"""
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M3),Nested Vectored Interrupt Controller"""
popup "[:chip]Debug"
(
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M3),Debug,Core Debug"""
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M3),Debug,Flash Patch and Breakpoint Unit (FPB)"""
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M3),Debug,Data Watchpoint and Trace Unit (DWT)"""
)
)
separator
menuitem "System Control and Interrupts" "per , ""System Control and Interrupts"""
popup "GPT"
(
menuitem "GPT 0" "per , ""General-Purpose Timers,GPT 0"""
menuitem "GPT 1" "per , ""General-Purpose Timers,GPT 1"""
menuitem "GPT 2" "per , ""General-Purpose Timers,GPT 2"""
menuitem "GPT 3" "per , ""General-Purpose Timers,GPT 3"""
)
popup "WDT"
(
menuitem "WDT 0" "per , ""Watchdog Timers,WDT 0"""
menuitem "WDT 1" "per , ""Watchdog Timers,WDT 1"""
)
popup "GPIO APB"
(
menuitem "GPIO A" "per , ""GPIO APB (General-Purpose Input/Output),GPIO A"""
menuitem "GPIO B" "per , ""GPIO APB (General-Purpose Input/Output),GPIO B"""
menuitem "GPIO C" "per , ""GPIO APB (General-Purpose Input/Output),GPIO C"""
menuitem "GPIO D" "per , ""GPIO APB (General-Purpose Input/Output),GPIO D"""
menuitem "GPIO E" "per , ""GPIO APB (General-Purpose Input/Output),GPIO E"""
menuitem "GPIO F" "per , ""GPIO APB (General-Purpose Input/Output),GPIO F"""
menuitem "GPIO G" "per , ""GPIO APB (General-Purpose Input/Output),GPIO G"""
menuitem "GPIO H" "per , ""GPIO APB (General-Purpose Input/Output),GPIO H"""
menuitem "GPIO J" "per , ""GPIO APB (General-Purpose Input/Output),GPIO J"""
)
popup "GPIO AHB"
(
menuitem "GPIO A" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO A"""
menuitem "GPIO B" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO B"""
menuitem "GPIO C" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO C"""
menuitem "GPIO D" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO D"""
menuitem "GPIO E" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO E"""
menuitem "GPIO F" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO F"""
menuitem "GPIO G" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO G"""
menuitem "GPIO H" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO H"""
menuitem "GPIO J" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO J"""
if (cpuis("F28M36P63C2")||cpuis("F28M36P53C2")||cpuis("F28M36H53C2")||cpuis("F28M36H53B2")||cpuis("F28M36H33C2")||cpuis("F28M36H33B2"))
(
menuitem "GPIO K" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO K"""
menuitem "GPIO L" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO L"""
menuitem "GPIO M" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO M"""
menuitem "GPIO N" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO N"""
menuitem "GPIO P" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO P"""
menuitem "GPIO Q" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO Q"""
menuitem "GPIO R" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO R"""
menuitem "GPIO S" "per , ""GPIO AHB (General-Purpose Input/Output),GPIO S"""
)
)
popup "Internal Memory"
(
menuitem "RAM" "per , ""Internal Memory,RAM"""
menuitem "Flash" "per , ""Internal Memory,Flash"""
)
popup "Analog Subsystem"
(
menuitem "ADC 1" "per , ""Analog Subsystem,ADC 1"""
menuitem "ADC 2" "per , ""Analog Subsystem,ADC 2"""
)
menuitem "uDMA" "per , ""uDMA (Micro Direct Memory Access)"""
menuitem "EPI" "per , ""EPI (External Peripheral Interface)"""
if (cpuis("F28M36P63C2")||cpuis("F28M36P53C2")||cpuis("F28M36H53C2")||cpuis("F28M36H33C2")||cpuis("F28M35H52C")||cpuis("F28M35H22C")||cpuis("F28M35M52C")||cpuis("F28M35M22C"))
(
menuitem "USB" "per , ""USB (Universal Serial Bus)"""
menuitem "EMAC" "per , ""Ethernet Media Access Controller (EMAC)"""
)
popup "SSI"
(
menuitem "SSI 0" "per , ""SSI (Synchronous Serial Interface),SSI 0"""
menuitem "SSI 1" "per , ""SSI (Synchronous Serial Interface),SSI 1"""
menuitem "SSI 2" "per , ""SSI (Synchronous Serial Interface),SSI 2"""
menuitem "SSI 3" "per , ""SSI (Synchronous Serial Interface),SSI 3"""
)
popup "UART"
(
menuitem "UART 0" "per , ""UART (Universal Asynchronous Receivers/Transmitters),UART 0"""
menuitem "UART 1" "per , ""UART (Universal Asynchronous Receivers/Transmitters),UART 1"""
menuitem "UART 2" "per , ""UART (Universal Asynchronous Receivers/Transmitters),UART 2"""
menuitem "UART 3" "per , ""UART (Universal Asynchronous Receivers/Transmitters),UART 3"""
menuitem "UART 4" "per , ""UART (Universal Asynchronous Receivers/Transmitters),UART 4"""
)
popup "I2C"
(
menuitem "I2C 0" "per , ""I2C (Inter-Integrated Circuit),I2C 0"""
menuitem "I2C 1" "per , ""I2C (Inter-Integrated Circuit),I2C 1"""
)
popup "CAN"
(
menuitem "CAN 0" "per , ""CAN (Controller Area Network),CAN 0"""
menuitem "CAN 1" "per , ""CAN (Controller Area Network),CAN 1"""
)
menuitem "PBIST" "per , ""PBIST (Programmable Built-In Self-Test)"""
menuitem "HWBIST" "per , ""HWBIST (CPU Hardware Built-In Self-Test)"""
)
)
Reference in New Issue View Git Blame Copy Permalink