529 lines
25 KiB
Plaintext
529 lines
25 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: ADSP-SC592 Specific Menu
|
|
; @Props: Released
|
|
; @Author: KWI, KRZ
|
|
; @Changelog: 2020-12-22 KWI
|
|
; 2022-08-09 KRZ
|
|
; @Manufacturer: Analog Devices
|
|
; @Core: Cortex-A5
|
|
; @Chip: ADSP-SC592, ADSP-SC592W
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menadspsc592.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A5)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-A5),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-A5),System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit" "per , ""Core Registers (Cortex-A5),Memory Management Unit"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-A5),Cache Control and Configuration"""
|
|
menuitem "[:chip]L2 Preload Engine" "per , ""Core Registers (Cortex-A5),L2 Preload Engine"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-A5),System Performance Monitor"""
|
|
menuitem "[:chip]Debug" "per , ""Core Registers (Cortex-A5),Debug"""
|
|
)
|
|
separator
|
|
menuitem "ARMDBG0" "per , ""ARMDBG0"""
|
|
menuitem "ARMETM0" "per , ""ARMETM0"""
|
|
menuitem "ARMPMU0" "per , ""ARMPMU0"""
|
|
menuitem "ARMROM0" "per , ""ARMROM0"""
|
|
popup "ASRC;Asynchronous Sample Rate Converter"
|
|
(
|
|
menuitem "ASRC0" "per , ""ASRC (Asynchronous Sample Rate Converter),ASRC0"""
|
|
menuitem "ASRC1" "per , ""ASRC (Asynchronous Sample Rate Converter),ASRC1"""
|
|
)
|
|
if cpuis("ADSP-SC592W")
|
|
(
|
|
menuitem "CANFD0" "per , ""CANFD0"""
|
|
menuitem "CANFD1" "per , ""CANFD1"""
|
|
)
|
|
menuitem "CDU;Clock Distribution Unit" "per , ""CDU (Clock Distribution Unit)"""
|
|
popup "CGU;Clock Generation Unit"
|
|
(
|
|
menuitem "CGU0" "per , ""CGU (Clock Generation Unit),CGU0"""
|
|
menuitem "CGU1" "per , ""CGU (Clock Generation Unit),CGU1"""
|
|
)
|
|
menuitem "CNT;General-Purpose Counter" "per , ""CNT (General-Purpose Counter)"""
|
|
popup "CRC;Cyclic Redundancy Check"
|
|
(
|
|
menuitem "CRC0" "per , ""CRC (Cyclic Redundancy Check),CRC0"""
|
|
menuitem "CRC1" "per , ""CRC (Cyclic Redundancy Check),CRC1"""
|
|
menuitem "CRC2" "per , ""CRC (Cyclic Redundancy Check),CRC2"""
|
|
menuitem "CRC3" "per , ""CRC (Cyclic Redundancy Check),CRC3"""
|
|
)
|
|
menuitem "CSPFT0" "per , ""CSPFT0"""
|
|
menuitem "CSPFT1" "per , ""CSPFT1"""
|
|
menuitem "CSTMC0" "per , ""CSTMC0"""
|
|
menuitem "CSTMC1" "per , ""CSTMC1"""
|
|
popup "CTI;Capacitive Touch Interface"
|
|
(
|
|
menuitem "CTI0" "per , ""CTI (Capacitive Touch Interface),CTI0"""
|
|
menuitem "CTI1" "per , ""CTI (Capacitive Touch Interface),CTI1"""
|
|
menuitem "CTI2" "per , ""CTI (Capacitive Touch Interface),CTI2"""
|
|
menuitem "CTI3" "per , ""CTI (Capacitive Touch Interface),CTI3"""
|
|
menuitem "CTI4" "per , ""CTI (Capacitive Touch Interface),CTI4"""
|
|
)
|
|
popup "DAI;Digital Audio Interface"
|
|
(
|
|
menuitem "DAI0" "per , ""DAI (Digital Audio Interface),DAI0"""
|
|
menuitem "DAI1" "per , ""DAI (Digital Audio Interface),DAI1"""
|
|
)
|
|
menuitem "DAPROM0" "per , ""DAPROM0"""
|
|
popup "DMA;Direct Memory Access"
|
|
(
|
|
menuitem "DMA0" "per , ""DMA (Direct Memory Access),DMA0"""
|
|
menuitem "DMA1" "per , ""DMA (Direct Memory Access),DMA1"""
|
|
menuitem "DMA10" "per , ""DMA (Direct Memory Access),DMA10"""
|
|
menuitem "DMA11" "per , ""DMA (Direct Memory Access),DMA11"""
|
|
menuitem "DMA12" "per , ""DMA (Direct Memory Access),DMA12"""
|
|
menuitem "DMA13" "per , ""DMA (Direct Memory Access),DMA13"""
|
|
menuitem "DMA14" "per , ""DMA (Direct Memory Access),DMA14"""
|
|
menuitem "DMA15" "per , ""DMA (Direct Memory Access),DMA15"""
|
|
menuitem "DMA16" "per , ""DMA (Direct Memory Access),DMA16"""
|
|
menuitem "DMA17" "per , ""DMA (Direct Memory Access),DMA17"""
|
|
menuitem "DMA18" "per , ""DMA (Direct Memory Access),DMA18"""
|
|
menuitem "DMA19" "per , ""DMA (Direct Memory Access),DMA19"""
|
|
menuitem "DMA2" "per , ""DMA (Direct Memory Access),DMA2"""
|
|
menuitem "DMA20" "per , ""DMA (Direct Memory Access),DMA20"""
|
|
menuitem "DMA21" "per , ""DMA (Direct Memory Access),DMA21"""
|
|
menuitem "DMA22" "per , ""DMA (Direct Memory Access),DMA22"""
|
|
menuitem "DMA23" "per , ""DMA (Direct Memory Access),DMA23"""
|
|
menuitem "DMA24" "per , ""DMA (Direct Memory Access),DMA24"""
|
|
menuitem "DMA25" "per , ""DMA (Direct Memory Access),DMA25"""
|
|
menuitem "DMA26" "per , ""DMA (Direct Memory Access),DMA26"""
|
|
menuitem "DMA27" "per , ""DMA (Direct Memory Access),DMA27"""
|
|
menuitem "DMA28" "per , ""DMA (Direct Memory Access),DMA28"""
|
|
menuitem "DMA29" "per , ""DMA (Direct Memory Access),DMA29"""
|
|
menuitem "DMA3" "per , ""DMA (Direct Memory Access),DMA3"""
|
|
menuitem "DMA30" "per , ""DMA (Direct Memory Access),DMA30"""
|
|
menuitem "DMA34" "per , ""DMA (Direct Memory Access),DMA34"""
|
|
menuitem "DMA35" "per , ""DMA (Direct Memory Access),DMA35"""
|
|
menuitem "DMA36" "per , ""DMA (Direct Memory Access),DMA36"""
|
|
menuitem "DMA37" "per , ""DMA (Direct Memory Access),DMA37"""
|
|
menuitem "DMA38" "per , ""DMA (Direct Memory Access),DMA38"""
|
|
menuitem "DMA39" "per , ""DMA (Direct Memory Access),DMA39"""
|
|
menuitem "DMA4" "per , ""DMA (Direct Memory Access),DMA4"""
|
|
menuitem "DMA40" "per , ""DMA (Direct Memory Access),DMA40"""
|
|
menuitem "DMA43" "per , ""DMA (Direct Memory Access),DMA43"""
|
|
menuitem "DMA44" "per , ""DMA (Direct Memory Access),DMA44"""
|
|
menuitem "DMA45" "per , ""DMA (Direct Memory Access),DMA45"""
|
|
menuitem "DMA46" "per , ""DMA (Direct Memory Access),DMA46"""
|
|
menuitem "DMA47" "per , ""DMA (Direct Memory Access),DMA47"""
|
|
menuitem "DMA48" "per , ""DMA (Direct Memory Access),DMA48"""
|
|
menuitem "DMA49" "per , ""DMA (Direct Memory Access),DMA49"""
|
|
menuitem "DMA5" "per , ""DMA (Direct Memory Access),DMA5"""
|
|
menuitem "DMA50" "per , ""DMA (Direct Memory Access),DMA50"""
|
|
menuitem "DMA51" "per , ""DMA (Direct Memory Access),DMA51"""
|
|
menuitem "DMA52" "per , ""DMA (Direct Memory Access),DMA52"""
|
|
menuitem "DMA53" "per , ""DMA (Direct Memory Access),DMA53"""
|
|
menuitem "DMA54" "per , ""DMA (Direct Memory Access),DMA54"""
|
|
menuitem "DMA55" "per , ""DMA (Direct Memory Access),DMA55"""
|
|
menuitem "DMA56" "per , ""DMA (Direct Memory Access),DMA56"""
|
|
menuitem "DMA6" "per , ""DMA (Direct Memory Access),DMA6"""
|
|
menuitem "DMA7" "per , ""DMA (Direct Memory Access),DMA7"""
|
|
menuitem "DMA8" "per , ""DMA (Direct Memory Access),DMA8"""
|
|
menuitem "DMA9" "per , ""DMA (Direct Memory Access),DMA9"""
|
|
)
|
|
menuitem "DMC;Dynamic Memory Controller" "per , ""DMC (Dynamic Memory Controller)"""
|
|
menuitem "DPM;Dynamic Power Management" "per , ""DPM (Dynamic Power Management)"""
|
|
popup "EMAC;Ethernet Media Access Controller"
|
|
(
|
|
menuitem "EMAC0" "per , ""EMAC (Ethernet Media Access Controller),EMAC0"""
|
|
menuitem "EMAC1" "per , ""EMAC (Ethernet Media Access Controller),EMAC1"""
|
|
)
|
|
popup "EMDMA;Extended Memory DMA"
|
|
(
|
|
menuitem "EMDMA0" "per , ""EMDMA (Extended Memory DMA),EMDMA0"""
|
|
menuitem "EMDMA1" "per , ""EMDMA (Extended Memory DMA),EMDMA1"""
|
|
)
|
|
menuitem "EPPI0" "per , ""EPPI0"""
|
|
popup "FIR;FIR Accelerator"
|
|
(
|
|
menuitem "FIR0" "per , ""FIR (FIR Accelerator),FIR0"""
|
|
)
|
|
menuitem "GICCPU0" "per , ""GICCPU0"""
|
|
menuitem "GICDST0" "per , ""GICDST0"""
|
|
menuitem "HADC;Housekeeping ADC" "per , ""HADC (Housekeeping ADC)"""
|
|
popup "IIR;IIR Accelerator"
|
|
(
|
|
menuitem "IIR0" "per , ""IIR (IIR Accelerator),IIR0"""
|
|
menuitem "IIR1" "per , ""IIR (IIR Accelerator),IIR1"""
|
|
menuitem "IIR2" "per , ""IIR (IIR Accelerator),IIR2"""
|
|
menuitem "IIR3" "per , ""IIR (IIR Accelerator),IIR3"""
|
|
)
|
|
menuitem "L2CTL0" "per , ""L2CTL0"""
|
|
popup "LP;Link Port"
|
|
(
|
|
menuitem "LP0" "per , ""LP (Link Port),LP0"""
|
|
menuitem "LP1" "per , ""LP (Link Port),LP1"""
|
|
)
|
|
popup "MEPU;Memory Error Protection Unit"
|
|
(
|
|
menuitem "MEC0" "per , ""MEPU (Memory Error Protection Unit),MEC0"""
|
|
menuitem "MEC1" "per , ""MEPU (Memory Error Protection Unit),MEC1"""
|
|
menuitem "MEC2" "per , ""MEPU (Memory Error Protection Unit),MEC2"""
|
|
)
|
|
menuitem "MISCREG" "per , ""MISCREG"""
|
|
if cpuis("ADSP-SC592W")
|
|
(
|
|
menuitem "MLB0" "per , ""MLB0"""
|
|
)
|
|
menuitem "OSPI0" "per , ""OSPI0"""
|
|
menuitem "OTPC0" "per , ""OTPC0"""
|
|
menuitem "PADS0" "per , ""PADS0"""
|
|
menuitem "PCG;Precision Clock Generators" "per , ""PCG (Precision Clock Generators)"""
|
|
menuitem "PDM0" "per , ""PDM0"""
|
|
menuitem "PDM1" "per , ""PDM1"""
|
|
menuitem "PKA;Public Key Accelerator" "per , ""PKA (Public Key Accelerator)"""
|
|
menuitem "PKIC;Public Key Interrupt Controller" "per , ""PKIC (Public Key Interrupt Controller)"""
|
|
menuitem "PKTE;Security Packet Engine" "per , ""PKTE (Security Packet Engine)"""
|
|
popup "PORT;General-Purpose Ports"
|
|
(
|
|
menuitem "PINT0" "per , ""PORT (General-Purpose Ports),PINT0"""
|
|
menuitem "PINT1" "per , ""PORT (General-Purpose Ports),PINT1"""
|
|
menuitem "PINT2" "per , ""PORT (General-Purpose Ports),PINT2"""
|
|
menuitem "PINT3" "per , ""PORT (General-Purpose Ports),PINT3"""
|
|
menuitem "PINT4" "per , ""PORT (General-Purpose Ports),PINT4"""
|
|
menuitem "PINT5" "per , ""PORT (General-Purpose Ports),PINT5"""
|
|
menuitem "PINT6" "per , ""PORT (General-Purpose Ports),PINT6"""
|
|
menuitem "PINT7" "per , ""PORT (General-Purpose Ports),PINT7"""
|
|
menuitem "PORTA" "per , ""PORT (General-Purpose Ports),PORTA"""
|
|
menuitem "PORTB" "per , ""PORT (General-Purpose Ports),PORTB"""
|
|
menuitem "PORTC" "per , ""PORT (General-Purpose Ports),PORTC"""
|
|
menuitem "PORTD" "per , ""PORT (General-Purpose Ports),PORTD"""
|
|
menuitem "PORTE" "per , ""PORT (General-Purpose Ports),PORTE"""
|
|
menuitem "PORTF" "per , ""PORT (General-Purpose Ports),PORTF"""
|
|
menuitem "PORTG" "per , ""PORT (General-Purpose Ports),PORTG"""
|
|
menuitem "PORTH" "per , ""PORT (General-Purpose Ports),PORTH"""
|
|
menuitem "PORTI" "per , ""PORT (General-Purpose Ports),PORTI"""
|
|
)
|
|
menuitem "RCU;Reset Control Unit" "per , ""RCU (Reset Control Unit)"""
|
|
popup "SCB;System Crossbars"
|
|
(
|
|
menuitem "SCB0" "per , ""SCB (System Crossbars),SCB0"""
|
|
menuitem "SCB1" "per , ""SCB (System Crossbars),SCB1"""
|
|
menuitem "SCB3" "per , ""SCB (System Crossbars),SCB3"""
|
|
menuitem "SCB4" "per , ""SCB (System Crossbars),SCB4"""
|
|
menuitem "SCB5" "per , ""SCB (System Crossbars),SCB5"""
|
|
)
|
|
menuitem "SEC;System Event Controller" "per , ""SEC (System Event Controller)"""
|
|
popup "SMPU;System Memory Protection Unit"
|
|
(
|
|
menuitem "SMPU11" "per , ""SMPU (System Memory Protection Unit),SMPU11"""
|
|
menuitem "SMPU12" "per , ""SMPU (System Memory Protection Unit),SMPU12"""
|
|
menuitem "SMPU2" "per , ""SMPU (System Memory Protection Unit),SMPU2"""
|
|
menuitem "SMPU3" "per , ""SMPU (System Memory Protection Unit),SMPU3"""
|
|
menuitem "SMPU4" "per , ""SMPU (System Memory Protection Unit),SMPU4"""
|
|
menuitem "SMPU5" "per , ""SMPU (System Memory Protection Unit),SMPU5"""
|
|
menuitem "SMPU6" "per , ""SMPU (System Memory Protection Unit),SMPU6"""
|
|
menuitem "SMPU9" "per , ""SMPU (System Memory Protection Unit),SMPU9"""
|
|
)
|
|
popup "S/PDIF;Sony/Philips Digital Interface"
|
|
(
|
|
menuitem "SPDIF0" "per , ""S/PDIF (Sony/Philips Digital Interface),SPDIF0"""
|
|
menuitem "SPDIF1" "per , ""S/PDIF (Sony/Philips Digital Interface),SPDIF1"""
|
|
)
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI0" "per , ""SPI (Serial Peripheral Interface),SPI0"""
|
|
menuitem "SPI1" "per , ""SPI (Serial Peripheral Interface),SPI1"""
|
|
menuitem "SPI2" "per , ""SPI (Serial Peripheral Interface),SPI2"""
|
|
menuitem "SPI3" "per , ""SPI (Serial Peripheral Interface),SPI3"""
|
|
)
|
|
popup "SPORT;Serial Port"
|
|
(
|
|
menuitem "SPORT0" "per , ""SPORT (Serial Port),SPORT0"""
|
|
menuitem "SPORT1" "per , ""SPORT (Serial Port),SPORT1"""
|
|
menuitem "SPORT2" "per , ""SPORT (Serial Port),SPORT2"""
|
|
menuitem "SPORT3" "per , ""SPORT (Serial Port),SPORT3"""
|
|
menuitem "SPORT4" "per , ""SPORT (Serial Port),SPORT4"""
|
|
menuitem "SPORT5" "per , ""SPORT (Serial Port),SPORT5"""
|
|
menuitem "SPORT6" "per , ""SPORT (Serial Port),SPORT6"""
|
|
menuitem "SPORT7" "per , ""SPORT (Serial Port),SPORT7"""
|
|
)
|
|
menuitem "SPU;System Protection Unit" "per , ""SPU (System Protection Unit)"""
|
|
popup "SWU;System Watchpoint Unit"
|
|
(
|
|
menuitem "SWU1" "per , ""SWU (System Watchpoint Unit),SWU1"""
|
|
menuitem "SWU2" "per , ""SWU (System Watchpoint Unit),SWU2"""
|
|
menuitem "SWU3" "per , ""SWU (System Watchpoint Unit),SWU3"""
|
|
menuitem "SWU4" "per , ""SWU (System Watchpoint Unit),SWU4"""
|
|
menuitem "SWU5" "per , ""SWU (System Watchpoint Unit),SWU5"""
|
|
menuitem "SWU7" "per , ""SWU (System Watchpoint Unit),SWU7"""
|
|
menuitem "SWU8" "per , ""SWU (System Watchpoint Unit),SWU8"""
|
|
menuitem "SWU9" "per , ""SWU (System Watchpoint Unit),SWU9"""
|
|
menuitem "SWU10" "per , ""SWU (System Watchpoint Unit),SWU10"""
|
|
menuitem "SWU11" "per , ""SWU (System Watchpoint Unit),SWU11"""
|
|
menuitem "SWU12" "per , ""SWU (System Watchpoint Unit),SWU12"""
|
|
menuitem "SWU13" "per , ""SWU (System Watchpoint Unit),SWU13"""
|
|
)
|
|
menuitem "TAPC" "per , ""TAPC"""
|
|
menuitem "TIMER0" "per , ""TIMER0"""
|
|
menuitem "TMU;Thermal Monitoring Unit" "per , ""TMU (Thermal Monitoring Unit)"""
|
|
menuitem "TRNG0" "per , ""TRNG0"""
|
|
menuitem "TRU;Trigger Routing Unit" "per , ""TRU (Trigger Routing Unit)"""
|
|
popup "TWI;Two-Wire Interface"
|
|
(
|
|
menuitem "TWI0" "per , ""TWI (Two-Wire Interface),TWI0"""
|
|
menuitem "TWI1" "per , ""TWI (Two-Wire Interface),TWI1"""
|
|
menuitem "TWI2" "per , ""TWI (Two-Wire Interface),TWI2"""
|
|
menuitem "TWI3" "per , ""TWI (Two-Wire Interface),TWI3"""
|
|
menuitem "TWI4" "per , ""TWI (Two-Wire Interface),TWI4"""
|
|
menuitem "TWI5" "per , ""TWI (Two-Wire Interface),TWI5"""
|
|
)
|
|
popup "UART;Universal Asynchronous Receiver/Transmitter"
|
|
(
|
|
menuitem "UART0" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART0"""
|
|
menuitem "UART1" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART1"""
|
|
menuitem "UART2" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART2"""
|
|
menuitem "UART3" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART3"""
|
|
)
|
|
menuitem "USBC;USB Controller" "per , ""USBC (USB Controller)"""
|
|
popup "WDOG;Watchdog Timer"
|
|
(
|
|
menuitem "WDOG0" "per , ""WDOG (Watchdog Timer),WDOG0"""
|
|
menuitem "WDOG1" "per , ""WDOG (Watchdog Timer),WDOG1"""
|
|
menuitem "WDOG2" "per , ""WDOG (Watchdog Timer),WDOG2"""
|
|
)
|
|
)
|
|
)
|