1021 lines
50 KiB
Plaintext
1021 lines
50 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: OKI 674000 on chip peripherals
|
|
; @Props:
|
|
; @Author: PHI
|
|
; @Changelog:
|
|
; @Manufacturer:
|
|
; @Doc:
|
|
; @Core:
|
|
; @Chip:
|
|
; @Copyright: (C) 1989-2014 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: per674000.per 15970 2023-04-14 10:04:42Z bschroefel $
|
|
|
|
config 16. 8.
|
|
width 10.
|
|
;begin include file g:/per/arm/icebreaker.ph
|
|
;parameters:
|
|
tree "ICEBreaker"
|
|
group ice:0x8--0x8 "Watchpoint 0"
|
|
line.long 0x0 "AV,Address Value"
|
|
group ice:0x9--0x9
|
|
line.long 0x0 "AM,Address Mask"
|
|
group ice:0x0a--0x0a
|
|
line.long 0x0 "DV,Data Value"
|
|
group ice:0x0b--0x0b
|
|
line.long 0x0 "DM,Data Mask"
|
|
group ice:0x0c--0x0c
|
|
line.long 0x0 "CV,Control Value"
|
|
bitfld.long 0x0 0x8 "ENABLE ,Global Enable for Watchpoint 1" "DIS,ENA"
|
|
bitfld.long 0x0 0x7 " RANGE ,Assert RANGEOUT Signal" "0 ,1"
|
|
bitfld.long 0x0 0x6 " CHAIN ,Connect to Watchpoint 0" "0 ,1"
|
|
bitfld.long 0x0 0x5 " EXTERN ,Depentend from EXTERN Signal" "0 ,1"
|
|
bitfld.long 0x0 0x4 " nTRANS ,CPU Mode" "User,notU"
|
|
bitfld.long 0x0 0x3 " nOPC ,Op Fetch" "Inst,Data"
|
|
bitfld.long 0x0 0x1--0x2 " MAS ,Access Size" "Byte,Word,Long,Res"
|
|
bitfld.long 0x0 0x0 " nRW ,Read/Write" "R ,W"
|
|
group ice:0x0d--0x0d
|
|
line.long 0x0 "CM,Control Mask"
|
|
bitfld.long 0x0 0x7 " RANGE ,Assert RANGEOUT Signal" "ENA,DIS"
|
|
bitfld.long 0x0 0x6 " CHAIN ,Connect to Watchpoint 0" "ENA,DIS"
|
|
bitfld.long 0x0 0x5 " EXTERN ,Depentend from EXTERN Signal" "ENA,DIS"
|
|
bitfld.long 0x0 0x4 " nTRANS ,CPU Mode" "ENA ,DIS"
|
|
bitfld.long 0x0 0x3 " nOPC ,Op Fetch" "ENA ,DIS"
|
|
bitfld.long 0x0 0x1--0x2 " MAS ,Access Size" "ENA ,Res,Res,DIS"
|
|
bitfld.long 0x0 0x0 " nRW ,Read/Write" "ENA,DIS"
|
|
group ice:0x10--0x10 "Watchpoint 1"
|
|
line.long 0x0 "AV,Address Value"
|
|
group ice:0x11--0x11
|
|
line.long 0x0 "AM,Address Mask"
|
|
group ice:0x12--0x12
|
|
line.long 0x0 "DV,Data Value"
|
|
group ice:0x13--0x13
|
|
line.long 0x0 "DM,Data Mask"
|
|
group ice:0x14--0x14
|
|
line.long 0x0 "CV,Control Value"
|
|
bitfld.long 0x0 0x8 "ENABLE ,Global Enable for Watchpoint 1" "DIS,ENA"
|
|
bitfld.long 0x0 0x7 " RANGE ,Assert RANGEOUT Signal" "0 ,1"
|
|
bitfld.long 0x0 0x6 " CHAIN ,Connect to Watchpoint 0" "0 ,1"
|
|
bitfld.long 0x0 0x5 " EXTERN ,Depentend from EXTERN Signal" "0 ,1"
|
|
bitfld.long 0x0 0x4 " nTRANS ,CPU Mode" "User,notU"
|
|
bitfld.long 0x0 0x3 " nOPC ,Op Fetch" "Inst,Data"
|
|
bitfld.long 0x0 0x1--0x2 " MAS ,Access Size" "Byte,Word,Long,Res"
|
|
bitfld.long 0x0 0x0 " nRW ,Read/Write" "R ,W"
|
|
group ice:0x15--0x15
|
|
line.long 0x0 "CM,Control Mask"
|
|
bitfld.long 0x0 0x7 " RANGE ,Assert RANGEOUT Signal" "ENA,DIS"
|
|
bitfld.long 0x0 0x6 " CHAIN ,Connect to Watchpoint 0" "ENA,DIS"
|
|
bitfld.long 0x0 0x5 " EXTERN ,Depentend from EXTERN Signal" "ENA,DIS"
|
|
bitfld.long 0x0 0x4 " nTRANS ,CPU Mode" "ENA ,DIS"
|
|
bitfld.long 0x0 0x3 " nOPC ,Op Fetch" "ENA ,DIS"
|
|
bitfld.long 0x0 0x1--0x2 " MAS ,Access Size" "ENA ,Res,Res,DIS"
|
|
bitfld.long 0x0 0x0 " nRW ,Read/Write" "ENA,DIS"
|
|
tree.end
|
|
;end include file g:/per/arm/icebreaker.ph
|
|
TREE "Address Mapping"
|
|
;begin include file oki/mem.ph
|
|
;parameters:
|
|
GROUP ad:0xB8000010++3
|
|
LINE.LONG 0 "RMPCON,Remap Control Register"
|
|
BITFLD.LONG 0 0.--3. "RMPM ,Remap Bank 0 after Boot as" "ROM,-,-,-,-,-,-,-,SRAM,DRAM,-,-,RAM,-,-,-"
|
|
;end include file oki/mem.ph
|
|
TREE.END
|
|
TREE "Power Management"
|
|
;begin include file oki/pwm.ph
|
|
;parameters:
|
|
group ad:0xb7000004++0x1
|
|
line.word 0x0 "BCKCTL,Block Clock Control Register"
|
|
BITFLD.WORD 0 0. " BCADC ,Block Control for Analog-to-Digital Converter" "supply,stop"
|
|
BITFLD.WORD 0 1. " BCPWM ,Block Control for PWM" "supply,stop"
|
|
BITFLD.WORD 0 2. " BCTM0 ,Block Control for Timer 0" "supply,stop"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 3. " BCTM1 ,Block Control for Timer 1" "supply,stop"
|
|
BITFLD.WORD 0 4. " BCTM2 ,Block Control for Timer 2" "supply,stop"
|
|
BITFLD.WORD 0 5. " BCTM3 ,Block Control for Timer 3" "supply,stop"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 6. " BCTM4 ,Block Control for Timer 4" "supply,stop"
|
|
BITFLD.WORD 0 7. " BCTM5 ,Block Control for Timer 5" "supply,stop"
|
|
BITFLD.WORD 0 8. " BCDRAM ,Block Control for DRAM" "supply,stop"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 9. " BCDMA ,Block Control for DMA" "supply,stop"
|
|
BITFLD.WORD 0 10. " BCUART ,Block Control for UART" "supply,stop"
|
|
group ad:0xb8000004++0x3
|
|
line.long 0x0 "CLKSTP,Clock Stop Register"
|
|
BITFLD.LONG 0 0. "SIO ,Control of the SIO Signal" "supply,stop"
|
|
BITFLD.LONG 0 1. " TIC ,Control of the TIC Signal" "supply,stop"
|
|
BITFLD.LONG 0 2. " HALT ,Halt Mode" "normal,halt"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 7. "STBY ,Standby Mode" "normal,standby"
|
|
group ad:0xb8000008++0x3
|
|
line.long 0x0 "CGBCNT0,Clock Select Register"
|
|
BITFLD.LONG 0 0.--2. "HCLKSEL ,HCLK Frequency Divisor" "1/1,1/2,1/4,1/8,1/16,-,-,-"
|
|
BITFLD.LONG 0 4.--6. " CCLKSEL ,CCLK Frequency Divisor" "1/1,1/2,1/4,1/8,1/16,-,-,-"
|
|
group ad:0xb800000c++0x3
|
|
line.long 0x0 "CKWT,Clock Wait Register"
|
|
BITFLD.LONG 0 0.--3. "CKWT ,Clock Wait Time" "30 ns,-,-,-,-,-,-,-,-,-,-,-,-,-,-,10-40 ms"
|
|
;end include file oki/pwm.ph
|
|
TREE.END
|
|
TREE "Interrupt Controller"
|
|
;begin include file oki/ic.ph
|
|
;parameters:
|
|
rgroup ad:0x78000000++0x3
|
|
line.long 0x0 "IRQ,IRQ Register"
|
|
BITFLD.LONG 0 0. "IR0PEND ,Interrupt 0 Pending" "no,yes"
|
|
BITFLD.LONG 0 1. " IR1PEND ,Interrupt 1 Pending" "no,yes"
|
|
BITFLD.LONG 0 2. " IR2PEND ,Interrupt 2 Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 3. "IR3PEND ,Interrupt 3 Pending" "no,yes"
|
|
BITFLD.LONG 0 4. " IR4PEND ,Interrupt 4 Pending" "no,yes"
|
|
BITFLD.LONG 0 5. " IR5PEND ,Interrupt 5 Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 6. "IR6PEND ,Interrupt 6 Pending" "no,yes"
|
|
BITFLD.LONG 0 7. " IR7PEND ,Interrupt 7 Pending" "no,yes"
|
|
BITFLD.LONG 0 8. " IR8PEND ,Interrupt 8 Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 9. "IR9PEND ,Interrupt 9 Pending" "no,yes"
|
|
BITFLD.LONG 0 10. " IR10PEND ,Interrupt 10 Pending" "no,yes"
|
|
BITFLD.LONG 0 11. " IR11PEND ,Interrupt 11 Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 12. "IR12PEND ,Interrupt 12 Pending" "no,yes"
|
|
BITFLD.LONG 0 13. " IR13PEND ,Interrupt 13 Pending" "no,yes"
|
|
BITFLD.LONG 0 14. " IR14PEND ,Interrupt 14 Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 15. "IR15PEND ,Interrupt 15 Pending" "no,yes"
|
|
group ad:0x78000004++0x3
|
|
line.long 0x0 "IRQS,Software Interrupt Register"
|
|
BITFLD.LONG 0 1. "IRQS ,Software Interrupt Request" "neg,ass"
|
|
rgroup ad:0x78000008++0x3
|
|
line.long 0x0 "FIQ,FIQ Register"
|
|
BITFLD.LONG 0 0. "FIQ ,Fast Interrupt Pending" "neg,ass"
|
|
rgroup ad:0x7800000c++0x3
|
|
line.long 0x0 "FIQRAW,FIQRAW Register"
|
|
BITFLD.LONG 0 0. "FIQRAW ,FIQ from External FIQ" "no,yes"
|
|
group ad:0x78000010++0x3
|
|
line.long 0x0 "FIQEN,FIQ Enable Register"
|
|
BITFLD.LONG 0 0. "FIQEN ,FIQ Enable" "dis,ena"
|
|
rgroup ad:0x78000014++0x3
|
|
line.long 0x0 "IRN,IRQ Number Register"
|
|
HEXMASK.BYTE 0 0.--6. 1. "IRN ,Interrupt Source Number"
|
|
group ad:0x78000018++0x3
|
|
line.long 0x0 "CIL,Current Interrupt Level Register"
|
|
BITFLD.LONG 0 1. "CIL1 ,Currently an Interrupt Level 1 running" "no,yes"
|
|
BITFLD.LONG 0 2. " CIL2 ,Currently an Interrupt Level 2 running" "no,yes"
|
|
BITFLD.LONG 0 3. " CIL3 ,Currently an Interrupt Level 3 running" "no,yes"
|
|
BITFLD.LONG 0 4. " CIL4 ,Currently an Interrupt Level 4 running" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 5. "CIL5 ,Currently an Interrupt Level 5 running" "no,yes"
|
|
BITFLD.LONG 0 6. " CIL6 ,Currently an Interrupt Level 6 running" "no,yes"
|
|
BITFLD.LONG 0 7. " CIL7 ,Currently an Interrupt Level 7 running" "no,yes"
|
|
group ad:0x78000020++0x3
|
|
line.long 0x0 "ILC0,Interrupt Level Control Register 0"
|
|
BITFLD.LONG 0 0.--2. "ILR0 ,Interrupt Level for IRL0" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 4.--6. " ILR1 ,Interrupt Level for IRL1" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 16.--18. " ILR4 ,Interrupt Level for IRL4" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 24.--26. " ILR6 ,Interrupt Level for IRL6" "0,1,2,3,4,5,6,7"
|
|
group ad:0x78000024++0x3
|
|
line.long 0x0 "ILC1,Interrupt Level Control Register 1"
|
|
BITFLD.LONG 0 0.--2. "ILR8 ,Interrupt Level for IRL8" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 4.--6. " ILR9 ,Interrupt Level for IRL9" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 8.--10. " ILR10 ,Interrupt Level for IRL10" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 12.--14. " ILR11 ,Interrupt Level for IRL11" "0,1,2,3,4,5,6,7"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 16.--18. "ILR12 ,Interrupt Level for IRL12" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 20.--22. " ILR13 ,Interrupt Level for IRL13" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 24.--26. " ILR14 ,Interrupt Level for IRL14" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 28.--30. " ILR15 ,Interrupt Level for IRL15" "0,1,2,3,4,5,6,7"
|
|
wgroup ad:0x78000028++0x3
|
|
hide.long 0x0 "ILCL,Current Interrupt Level Clear Register"
|
|
rgroup ad:0x7800002c++0x3
|
|
line.long 0x0 "CILE,Current Interrupt Level Encode Register"
|
|
BITFLD.LONG 0 0.--2. "CILE ,Current Interrupt Level" "0,1,2,3,4,5,6,7"
|
|
wgroup ad:0x7bf00004++0x3
|
|
hide.long 0x0 "IRCL,IRQ Clear Register"
|
|
HEXMASK.BYTE 0 0.--6. 1. "IRCL ,Interrupt Clear"
|
|
rgroup ad:0x7bf00010++0x3
|
|
line.long 0x0 "IRQA,IRQA Register (read access)"
|
|
BITFLD.LONG 0 0. "IRQ0 ,IRQ0 Pending" "no,yes"
|
|
BITFLD.LONG 0 1. " IRQ1 ,IRQ1 Pending" "no,yes"
|
|
BITFLD.LONG 0 2. " IRQ2 ,IRQ2 Pending" "no,yes"
|
|
BITFLD.LONG 0 3. " IRQ3 ,IRQ3 Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 4. "IRQ4 ,IRQ4 Pending" "no,yes"
|
|
BITFLD.LONG 0 5. " IRQ5 ,IRQ5 Pending" "no,yes"
|
|
BITFLD.LONG 0 6. " IRQ6 ,IRQ6 Pending" "no,yes"
|
|
BITFLD.LONG 0 7. " IRQ7 ,IRQ7 Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 8. "IRQ8 ,IRQ8 Pending" "no,yes"
|
|
BITFLD.LONG 0 9. " IRQ9 ,IRQ9 Pending" "no,yes"
|
|
BITFLD.LONG 0 10. " IRQ10 ,IRQ10 Pending" "no,yes"
|
|
BITFLD.LONG 0 11. " IRQ11 ,IRQ11 Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 12. "IRQ12 ,IRQ12 Pending" "no,yes"
|
|
BITFLD.LONG 0 13. " IRQ13 ,IRQ13 Pending" "no,yes"
|
|
BITFLD.LONG 0 14. " IRQ14 ,IRQ14 Pending" "no,yes"
|
|
BITFLD.LONG 0 15. " IRQ15 ,IRQ15 Pending" "no,yes"
|
|
wgroup ad:0x7bf00010++0x3
|
|
hide.long 0x0 "IRQA,IRQA Register (write access)"
|
|
BITFLD.LONG 0 0. "IRQ0 ,Clear IRQ0" "no,yes"
|
|
BITFLD.LONG 0 1. " IRQ1 ,Clear IRQ1" "no,yes"
|
|
BITFLD.LONG 0 2. " IRQ2 ,Clear IRQ2" "no,yes"
|
|
BITFLD.LONG 0 3. " IRQ3 ,Clear IRQ3" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 4. "IRQ4 ,Clear IRQ4" "no,yes"
|
|
BITFLD.LONG 0 5. " IRQ5 ,Clear IRQ5" "no,yes"
|
|
BITFLD.LONG 0 6. " IRQ6 ,Clear IRQ6" "no,yes"
|
|
BITFLD.LONG 0 7. " IRQ7 ,Clear IRQ7" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 8. "IRQ8 ,Clear IRQ8" "no,yes"
|
|
BITFLD.LONG 0 9. " IRQ9 ,Clear IRQ9" "no,yes"
|
|
BITFLD.LONG 0 10. " IRQ10 ,Clear IRQ10" "no,yes"
|
|
BITFLD.LONG 0 11. " IRQ11 ,Clear IRQ11" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 12. "IRQ12 ,Clear IRQ12" "no,yes"
|
|
BITFLD.LONG 0 13. " IRQ13 ,Clear IRQ13" "no,yes"
|
|
BITFLD.LONG 0 14. " IRQ14 ,Clear IRQ14" "no,yes"
|
|
BITFLD.LONG 0 15. " IRQ15 ,Clear IRQ15" "no,yes"
|
|
group ad:0x7bf00014++0x3
|
|
line.long 0x0 "IDM,IRQ Detection Mode Setting Register"
|
|
BITFLD.LONG 0 12. "IDM28 ,Interrupt Detection Mode for IR28,29 " "level,edge"
|
|
BITFLD.LONG 0 13. " IDMP28 ,Interrupt Polarity for IR28,29" "low/fal,hig/ris"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 14. "IDM30 ,Interrupt Detection Mode for IR31,31" "level,edge"
|
|
BITFLD.LONG 0 15. " IDMP30 ,Interrupt Polarity for IR31,31" "low/fal,hig/ris"
|
|
group ad:0x7bf00018++0x3
|
|
line.long 0x0 "ILC,Interrupt Level Control Register"
|
|
BITFLD.LONG 0 0.--2. "ILC16 ,Interrupt Level for IRQ16,17" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 4.--6. " ILC18 ,Interrupt Level for IRQ18,19" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 8.--10. " ILC20 ,Interrupt Level for IRQ20,21" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 12.--14. " ILC22 ,Interrupt Level for IRQ22,23" "0,1,2,3,4,5,6,7"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 16.--18. "ILC24 ,Interrupt Level for IRQ24,25" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 20.--22. " ILC26 ,Interrupt Level for IRQ26,27" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 24.--26. " ILC28 ,Interrupt Level for IRQ28,29" "0,1,2,3,4,5,6,7"
|
|
BITFLD.LONG 0 28.--30. " ILC30 ,Interrupt Level for IRQ30,31" "0,1,2,3,4,5,6,7"
|
|
;end include file oki/ic.ph
|
|
TREE.END
|
|
TREE "External Memory Controller"
|
|
;begin include file oki/emc.ph
|
|
;parameters:
|
|
group ad:0x78100000++0x3
|
|
line.long 0x0 "BWC,Bus Width Control Register"
|
|
BITFLD.LONG 0 2.--3. "ROMBW ,ROM bus width" "dis,-,16 bit,-"
|
|
BITFLD.LONG 0 4.--5. " RAMBW ,RAM bus width" "dis,-,16 bit,-"
|
|
BITFLD.LONG 0 6.--7. " IO0BW ,I/O 0 bus width" "dis,8 bit,16 bit,-"
|
|
BITFLD.LONG 0 8.--9. " IO1BW ,I/O 1 bus width" "dis,8 bit,16 bit,-"
|
|
group ad:0x78100004++0x3
|
|
line.long 0x0 "ROMAC,External ROM Access Control Register"
|
|
BITFLD.LONG 0 0.--2. "ROMTYP ,ROM Type;OE/WE pulse width/Read Off Timing" "1/0,2/0,3/2,4/2,-,-,-,8/4"
|
|
group ad:0x78100008++0x3
|
|
line.long 0x0 "RAMAC,External RAM Access Control Register"
|
|
BITFLD.LONG 0 0.--2. "RAMTYP ,RAM Type;OE/WE pulse width/Read Off Timing" "1/0,2/0,3/2,4/2,-,-,-,8/4"
|
|
group ad:0x7810000C++0x3
|
|
line.long 0x0 "IO0AC ,External I/O Bank 0 Access Control Register "
|
|
BITFLD.LONG 0 0.--2. "IO0TYP ,I/O 0 Type;Pulse Width Adr Setup/OE-WE/RoT-WDH" "1/1/1,1/4/2,-,2/8/4,2/12/6,2/16/7,-,4/24/10"
|
|
group ad:0x78100010++0x3
|
|
line.long 0x0 "IO1AC,External I/O Bank 1 Access Control Register IO1AC "
|
|
BITFLD.LONG 0 0.--2. "IO1TYP ,I/O 1 Type;Pulse Width Adr Setup/OE-WE/RoT-WDH" "1/1/1,1/4/2,-,2/8/4,2/12/6,2/16/7,-,4/24/10"
|
|
group ad:0x78180000++0x3
|
|
line.long 0x0 "DBWC,DRAM Bus Width Control Register"
|
|
BITFLD.LONG 0 0.--1. "BWDRAMTYP ,BWDRAM Type" "dis,8,16 bit,-"
|
|
group ad:0x78180004++0x3
|
|
line.long 0x0 "DRMC,DRAM Control Register"
|
|
BITFLD.LONG 0 0.--1. "AMUX ,Column Length for Adress Multiplexing" "8 bit,9 bit,10 bit,-"
|
|
BITFLD.LONG 0 2. " ARCH ,DRAM Type" "SDRAM,EDO-DRAM"
|
|
BITFLD.LONG 0 4. " PRELAT ,SDRAM Precharge Latency" "2 clocks,use CAS"
|
|
BITFLD.LONG 0 6. " PDWN ,Automatic Shifting to SDRAM Power Down Mode" "dis,ena"
|
|
BITFLD.LONG 0 7. " RFRSH ,Distributed Refresh Operation" "dis,ena"
|
|
group ad:0x78180008++0x3
|
|
line.long 0x0 "DRPC,DRAM Characteristics Control Register"
|
|
BITFLD.LONG 0 0.--3. "DRAMSP ,DRAM Specification" "0,1,2,3,4,5,6,7,8,9,-,-,-,-,-,-"
|
|
group ad:0x7818000c++0x3
|
|
line.long 0x0 "SDMD,SDRAM Mode Register"
|
|
BITFLD.LONG 0 0. "LTMODE ,SDRAM Latency in Clock Cycles" "2,3"
|
|
BITFLD.LONG 0 7. " MODEWR ,SDRAM Mode Write,SDRAM Setting Cycle" "ign,use"
|
|
group ad:0x78180010++0x3
|
|
line.long 0x0 "DCMD,DRAM Command Register"
|
|
BITFLD.LONG 0 0.--2. "DRCMD ,DRAM Command" "0,1,2,3,4,5,6,7"
|
|
group ad:0x78180014++0x3
|
|
line.long 0x0 "RFSH0,DRAM Refresh Cycle Control Register 0"
|
|
BITFLD.LONG 0 0. "RCCON ,Refresh Control;Use .. Clock Period of FRSH1" "2,1"
|
|
wgroup ad:0x78180018++0x3
|
|
hide.long 0x0 "RDWC,DRAM Power Down Control Register"
|
|
BITFLD.LONG 0 0.--3. "PDCNT ,Shift DRAM to Power Down Mode after 1 or more Cycles" "1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16"
|
|
group ad:0x7818001c++0x3
|
|
line.long 0x0 "RFSH1,DRAM Refresh Cycle Control Register 1"
|
|
HEXMASK.LONG 0 0.--10. 1. "RFSEL1 ,Dividor for DRAM Refresh Period"
|
|
;end include file oki/emc.ph
|
|
TREE.END
|
|
TREE "Direct Memory Access Controller"
|
|
;begin include file oki/dma.ph
|
|
;parameters:
|
|
group ad:0x7be00000++0x3
|
|
line.long 0x0 "DMAMOD,DMA mode Register"
|
|
BITFLD.LONG 0 0. "PRI ,DMA Channel Priority" "fixed,round robin"
|
|
rgroup ad:0x7be00004++0x3
|
|
line.long 0x0 "DMASTA,DMA status Register"
|
|
BITFLD.LONG 0 0. "STA0 ,Transfer Status for DMA Channel 0" "idle,busy"
|
|
BITFLD.LONG 0 1. " STA1 ,Transfer Status for DMA Channel 1" "idle,busy"
|
|
rgroup ad:0x7be00008++0x3
|
|
line.long 0x0 "DMAINT,DMA Transfer Complete Status Register"
|
|
BITFLD.LONG 0 0. "IREQ0 ,Transfer Complete Status for DMA Channel 0" "no,yes"
|
|
BITFLD.LONG 0 1. " IREQ1 ,Transfer Complete Status for DMA Channel 1" "no,yes"
|
|
BITFLD.LONG 0 8. " ISTA0 ,Termination Reason for DMA Channel 0" "norm,err"
|
|
BITFLD.LONG 0 9. " ISTA1 ,Termination Reason for DMA Channel 1" "norm,err"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 16. "ISTP0 ,Cycle in which the DMA Channel 0 Error Occurred" "rd,wr"
|
|
BITFLD.LONG 0 17. " ISTP1 ,Cycle in which the DMA Channel 1 Error Occurred" "rd,wr"
|
|
TEXTLINE " "
|
|
TEXTLINE "DMA Channel 0"
|
|
TEXTLINE " "
|
|
group ad:0x7be00100++0x3
|
|
line.long 0x0 "DMACMSK0,DMA Channel Mask Register"
|
|
BITFLD.LONG 0 0. "MSK ,DMA Channel Mask Bit" "rem,mask"
|
|
group ad:0x7be00104++0x3
|
|
line.long 0x0 "DMACTMOD0,DMA Channel 0 Transfer Mode Register"
|
|
BITFLD.LONG 0 0. "ARQ ,Request Source" "ext,swreq"
|
|
BITFLD.LONG 0 1.--2. " TSIZ ,Transfer Size in Bits" "8,16,32,-"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 4. "DDP ,Transfer Destination Device Type" "fixed,incr."
|
|
BITFLD.LONG 0 3. " SDP ,Source Device Type" "fixed adr,incr.adr"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 6. "IMK ,Interrupt Mask" "rem,mask"
|
|
BITFLD.LONG 0 5. " BRQ ,Bus Request Mode" "burst,cycle steeling"
|
|
group ad:0x7be00108++0x3
|
|
line.long 0x0 "DMACSAD0,DMA Channel 0 Transfer Source Address Register"
|
|
HEXFLD.WORD 0x02 "CSADHW ,DMA Source Address for Channel 0 (high word)"
|
|
HEXFLD.WORD 0x00 " CSADLW ,DMA Source Address for Channel 0 (low word)"
|
|
group ad:0x7be0010c++0x3
|
|
line.long 0x0 "DMACDAD0,DMA Channel 0 Transfer Destination Address Register"
|
|
HEXFLD.WORD 0x02 "CDADHW ,DMA Transfer Destination Address for Channel 0 (high word)"
|
|
HEXFLD.WORD 0x00 " CDADLW ,DMA Transfer Destination Address for Channel 0 (low word)"
|
|
group ad:0x7be00110++0x3
|
|
line.long 0x0 "DMACSIZ0,DMA Channel 0 Transfer Count Register"
|
|
wgroup ad:0x7be00114++0x3
|
|
hide.long 0x0 "DMACCINT0,DMA Channel 0 Transfer Complete Status Clear Register"
|
|
TEXTLINE " "
|
|
TEXTLINE "DMA Channel 1"
|
|
TEXTLINE " "
|
|
group ad:0x7be00200++0x3
|
|
line.long 0x0 "DMACMSK0,DMA Channel 1 Mask Register"
|
|
BITFLD.LONG 0 0. "MSK ,DMA Channel Mask Bit" "rem,mask"
|
|
group ad:0x7be00204++0x3
|
|
line.long 0x0 "DMACTMOD1,DMA Channel 1 Transfer Mode Register"
|
|
BITFLD.LONG 0 0. "ARQ ,Request Source" "ext,swreq"
|
|
BITFLD.LONG 0 1.--2. " TSIZ ,Transfer Size in Bits" "8,16,32,-"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 4. "DDP ,Transfer Destination Device Type" "fixed,incr."
|
|
BITFLD.LONG 0 3. " SDP ,Source Device Type" "fixed adr,incr.adr"
|
|
TEXTLINE " "
|
|
BITFLD.LONG 0 6. "IMK ,Interrupt Mask" "rem,mask"
|
|
BITFLD.LONG 0 5. " BRQ ,Bus Request Mode" "burst,cycle steeling"
|
|
group ad:0x7be00208++0x3
|
|
line.long 0x0 "DMACSAD1,DMA Channel 1 Transfer Source Address Register"
|
|
HEXFLD.WORD 0x02 "CSADHW ,DMA Source Address for Channel 0 (high word)"
|
|
HEXFLD.WORD 0x00 " CSADLW ,DMA Source Address for Channel 0 (low word)"
|
|
group ad:0x7be0020c++0x3
|
|
line.long 0x0 "DMACDAD1,DMA Channel 1 Transfer Destination Address Register"
|
|
HEXFLD.WORD 0x02 "CDADHW ,DMA Transfer Destination Address for Channel 0 (high word)"
|
|
HEXFLD.WORD 0x00 " CDADLW ,DMA Transfer Destination Address for Channel 0 (low word)"
|
|
group ad:0x7be00210++0x3
|
|
line.long 0x0 "DMACSIZ1,DMA Channel 1 Transfer Count Register"
|
|
wgroup ad:0x7be00214++0x3
|
|
hide.long 0x0 "DMACCINT1,DMA Channel 1 Transfer Complete Status Clear Register"
|
|
;end include file oki/dma.ph
|
|
TREE.END
|
|
TREE "GPIO"
|
|
;begin include file oki/gpio0.ph
|
|
;parameters:
|
|
group ad:0xb7000000++0x1
|
|
line.word 0x0 "GPCTL,Port Function Select Register"
|
|
BITFLD.WORD 0 0. "GPCTL0 ,Control of PIOA[7:0]" "in/out,in(SIN/CTS/DSR/DCD/RI);out(SOUT/DTR/RTS)"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 1. "GPCTL1 ,Control of PIOA[9:8]" "in/out,in(SRXD);out(STXD)"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 2. "GPCTL2 ,Control of PIOA[14:10]" "in/out,out(XA[19..23])"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 3. "GPCTL3 ,Control of PIOB[4,1:0]" "in/out,in(DREQ0);out(DREQCLR0/TCOUT0)"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "GPCTL4 ,Control of PIOB[4,1:0]" "in/out,in(DREQ1);out(DREQCLR1/TCOUT1)"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 5. "GPCTL5 ,Control of PIOB[5,3:2]" "in/out,out(DREQCLR0/TCOUT0)"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 6. "GPCTL6 ,Control of PIOB[7:6]" "in/out,in(XWAIT)"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 7. "GPCTL7 ,Control of PIOB[15]" "in/out,out(XWR)"
|
|
;end include file oki/gpio0.ph
|
|
;begin include file oki/gpio.ph
|
|
;parameters: A 0xb7a00000
|
|
TEXTLINE " "
|
|
TEXTLINE "GPIO Port A"
|
|
TEXTLINE " "
|
|
group ad:0xb7a00000++0x1
|
|
line.word 0x0 "GPPOA,Port A Output Register"
|
|
BITFLD.WORD 0 0. "PIO0O ,Pin 0 Out" "0,1"
|
|
BITFLD.WORD 0 1. " PIO1O ,Pin 1 Out" "0,1"
|
|
BITFLD.WORD 0 2. " PIO2O ,Pin 2 Out" "0,1"
|
|
BITFLD.WORD 0 3. " PIO3O ,Pin 3 Out" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4O ,Pin 4 Out" "0,1"
|
|
BITFLD.WORD 0 5. " PIO5O ,Pin 5 Out" "0,1"
|
|
BITFLD.WORD 0 6. " PIO6O ,Pin 6 Out" "0,1"
|
|
BITFLD.WORD 0 7. " PIO7O ,Pin 7 Out" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8O ,Pin 8 Out" "0,1"
|
|
BITFLD.WORD 0 9. " PIO9O ,Pin 9 Out" "0,1"
|
|
BITFLD.WORD 0 10. " PIO10O ,Pin 10 Out" "0,1"
|
|
BITFLD.WORD 0 11. " PIO11O ,Pin 11 Out" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12O ,Pin 12 Out" "0,1"
|
|
BITFLD.WORD 0 13. " PIO13O ,Pin 13 Out" "0,1"
|
|
BITFLD.WORD 0 14. " PIO14O ,Pin 14 Out" "0,1"
|
|
BITFLD.WORD 0 15. " PIO15O ,Pin 15 Out" "0,1"
|
|
rgroup ad:(0xb7a00000+0x4)++0x1
|
|
line.word 0x0 "GPPIA,Port A Input Register"
|
|
BITFLD.WORD 0 0. "PIO0I ,Pin 0 In" "0,1"
|
|
BITFLD.WORD 0 1. " PIO1I ,Pin 1 In" "0,1"
|
|
BITFLD.WORD 0 2. " PIO2I ,Pin 2 In" "0,1"
|
|
BITFLD.WORD 0 3. " PIO3I ,Pin 3 In" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4I ,Pin 4 In" "0,1"
|
|
BITFLD.WORD 0 5. " PIO5I ,Pin 5 In" "0,1"
|
|
BITFLD.WORD 0 6. " PIO6I ,Pin 6 In" "0,1"
|
|
BITFLD.WORD 0 7. " PIO7I ,Pin 7 In" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8I ,Pin 8 In" "0,1"
|
|
BITFLD.WORD 0 9. " PIO9I ,Pin 9 In" "0,1"
|
|
BITFLD.WORD 0 10. " PIO10I ,Pin 10 In" "0,1"
|
|
BITFLD.WORD 0 11. " PIO11I ,Pin 11 In" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12I ,Pin 12 In" "0,1"
|
|
BITFLD.WORD 0 13. " PIO13I ,Pin 13 In" "0,1"
|
|
BITFLD.WORD 0 14. " PIO14I ,Pin 14 In" "0,1"
|
|
BITFLD.WORD 0 15. " PIO15I ,Pin 15 In" "0,1"
|
|
group ad:(0xb7a00000+0x8)++0x1
|
|
line.word 0x0 "GPPMA,Port A Mode Register"
|
|
BITFLD.WORD 0 0. "PIO0M ,Pin 0 Mode" "in,out"
|
|
BITFLD.WORD 0 1. " PIO1M ,Pin 1 Mode" "in,out"
|
|
BITFLD.WORD 0 2. " PIO2M ,Pin 2 Mode" "in,out"
|
|
BITFLD.WORD 0 3. " PIO3M ,Pin 3 Mode" "in,out"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4M ,Pin 4 Mode" "in,out"
|
|
BITFLD.WORD 0 5. " PIO5M ,Pin 5 Mode" "in,out"
|
|
BITFLD.WORD 0 6. " PIO6M ,Pin 6 Mode" "in,out"
|
|
BITFLD.WORD 0 7. " PIO7M ,Pin 7 Mode" "in,out"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8M ,Pin 8 Mode" "in,out"
|
|
BITFLD.WORD 0 9. " PIO9M ,Pin 9 Mode" "in,out"
|
|
BITFLD.WORD 0 10. " PIO10M ,Pin 10 Mode" "in,out"
|
|
BITFLD.WORD 0 11. " PIO11M ,Pin 11 Mode" "in,out"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12M ,Pin 12 Mode" "in,out"
|
|
BITFLD.WORD 0 13. " PIO13M ,Pin 13 Mode" "in,out"
|
|
BITFLD.WORD 0 14. " PIO14M ,Pin 14 Mode" "in,out"
|
|
BITFLD.WORD 0 15. " PIO15M ,Pin 15 Mode" "in,out"
|
|
group ad:(0xb7a00000+0xc)++0x1
|
|
line.word 0x0 "GPIEA,Port A Interrupt Enable Register"
|
|
BITFLD.WORD 0 0. "PIO0IE ,Pin 0 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 1. " PIO1IE ,Pin 1 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 2. " PIO2IE ,Pin 2 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 3. " PIO3IE ,Pin 3 Interrupt Enable" "dis,ena"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4IE ,Pin 4 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 5. " PIO5IE ,Pin 5 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 6. " PIO6IE ,Pin 6 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 7. " PIO7IE ,Pin 7 Interrupt Enable" "dis,ena"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8IE ,Pin 8 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 9. " PIO9IE ,Pin 9 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 10. " PIOI0IE ,Pin 10 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 11. " PIO11IE ,Pin 11 Interrupt Enable" "dis,ena"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12IE ,Pin 12 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 13. " PIO13IE ,Pin 13 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 14. " PIO14IE ,Pin 14 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 15. " PIO15IE ,Pin 15 Interrupt Enable" "dis,ena"
|
|
group ad:(0xb7a00000+0x10)++0x1
|
|
line.word 0x0 "GPIPA,Port A Interrupt Polarity Register"
|
|
BITFLD.WORD 0 0. "PIO0P ,Pin 0 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 1. " PIO1P ,Pin 1 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 2. " PIO2P ,Pin 2 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 3. " PIO3P ,Pin 3 Polarity" "fal,ris"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4P ,Pin 4 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 5. " PIO5P ,Pin 5 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 6. " PIO6P ,Pin 6 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 7. " PIO7P ,Pin 7 Polarity" "fal,ris"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8P ,Pin 8 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 9. " PIO9P ,Pin 9 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 10. " PIOI0P ,Pin 10 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 11. " PIO11P ,Pin 11 Polarity" "fal,ris"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12P ,Pin 12 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 13. " PIO13P ,Pin 13 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 14. " PIO14P ,Pin 14 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 15. " PIO15P ,Pin 15 Polarity" "fal,ris"
|
|
group ad:(0xb7a00000+0x14)++0x1
|
|
line.word 0x0 "GPISA,Port A Interrupt Status Register"
|
|
BITFLD.WORD 0 0. "PIO0ST ,Pin 0 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 1. " PIO1ST ,Pin 1 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 2. " PIO2ST ,Pin 2 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 3. " PIO3ST ,Pin 3 Source for Pending Interrupt" "none,pend"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4ST ,Pin 4 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 5. " PIO5ST ,Pin 5 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 6. " PIO6ST ,Pin 6 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 7. " PIO7ST ,Pin 7 Source for Pending Interrupt" "none,pend"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8ST ,Pin 8 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 9. " PIO9ST ,Pin 9 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 10. " PIOI0ST ,Pin 10 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 11. " PIO11ST ,Pin 11 Source for Pending Interrupt" "none,pend"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12ST ,Pin 12 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 13. " PIO13ST ,Pin 13 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 14. " PIO14ST ,Pin 14 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 15. " PIO15ST ,Pin 15 Source for Pending Interrupt" "none,pend"
|
|
;end include file oki/gpio.ph
|
|
;begin include file oki/gpio.ph
|
|
;parameters: B 0xb7a00020
|
|
TEXTLINE " "
|
|
TEXTLINE "GPIO Port B"
|
|
TEXTLINE " "
|
|
group ad:0xb7a00020++0x1
|
|
line.word 0x0 "GPPOB,Port B Output Register"
|
|
BITFLD.WORD 0 0. "PIO0O ,Pin 0 Out" "0,1"
|
|
BITFLD.WORD 0 1. " PIO1O ,Pin 1 Out" "0,1"
|
|
BITFLD.WORD 0 2. " PIO2O ,Pin 2 Out" "0,1"
|
|
BITFLD.WORD 0 3. " PIO3O ,Pin 3 Out" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4O ,Pin 4 Out" "0,1"
|
|
BITFLD.WORD 0 5. " PIO5O ,Pin 5 Out" "0,1"
|
|
BITFLD.WORD 0 6. " PIO6O ,Pin 6 Out" "0,1"
|
|
BITFLD.WORD 0 7. " PIO7O ,Pin 7 Out" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8O ,Pin 8 Out" "0,1"
|
|
BITFLD.WORD 0 9. " PIO9O ,Pin 9 Out" "0,1"
|
|
BITFLD.WORD 0 10. " PIO10O ,Pin 10 Out" "0,1"
|
|
BITFLD.WORD 0 11. " PIO11O ,Pin 11 Out" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12O ,Pin 12 Out" "0,1"
|
|
BITFLD.WORD 0 13. " PIO13O ,Pin 13 Out" "0,1"
|
|
BITFLD.WORD 0 14. " PIO14O ,Pin 14 Out" "0,1"
|
|
BITFLD.WORD 0 15. " PIO15O ,Pin 15 Out" "0,1"
|
|
rgroup ad:(0xb7a00020+0x4)++0x1
|
|
line.word 0x0 "GPPIB,Port B Input Register"
|
|
BITFLD.WORD 0 0. "PIO0I ,Pin 0 In" "0,1"
|
|
BITFLD.WORD 0 1. " PIO1I ,Pin 1 In" "0,1"
|
|
BITFLD.WORD 0 2. " PIO2I ,Pin 2 In" "0,1"
|
|
BITFLD.WORD 0 3. " PIO3I ,Pin 3 In" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4I ,Pin 4 In" "0,1"
|
|
BITFLD.WORD 0 5. " PIO5I ,Pin 5 In" "0,1"
|
|
BITFLD.WORD 0 6. " PIO6I ,Pin 6 In" "0,1"
|
|
BITFLD.WORD 0 7. " PIO7I ,Pin 7 In" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8I ,Pin 8 In" "0,1"
|
|
BITFLD.WORD 0 9. " PIO9I ,Pin 9 In" "0,1"
|
|
BITFLD.WORD 0 10. " PIO10I ,Pin 10 In" "0,1"
|
|
BITFLD.WORD 0 11. " PIO11I ,Pin 11 In" "0,1"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12I ,Pin 12 In" "0,1"
|
|
BITFLD.WORD 0 13. " PIO13I ,Pin 13 In" "0,1"
|
|
BITFLD.WORD 0 14. " PIO14I ,Pin 14 In" "0,1"
|
|
BITFLD.WORD 0 15. " PIO15I ,Pin 15 In" "0,1"
|
|
group ad:(0xb7a00020+0x8)++0x1
|
|
line.word 0x0 "GPPMB,Port B Mode Register"
|
|
BITFLD.WORD 0 0. "PIO0M ,Pin 0 Mode" "in,out"
|
|
BITFLD.WORD 0 1. " PIO1M ,Pin 1 Mode" "in,out"
|
|
BITFLD.WORD 0 2. " PIO2M ,Pin 2 Mode" "in,out"
|
|
BITFLD.WORD 0 3. " PIO3M ,Pin 3 Mode" "in,out"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4M ,Pin 4 Mode" "in,out"
|
|
BITFLD.WORD 0 5. " PIO5M ,Pin 5 Mode" "in,out"
|
|
BITFLD.WORD 0 6. " PIO6M ,Pin 6 Mode" "in,out"
|
|
BITFLD.WORD 0 7. " PIO7M ,Pin 7 Mode" "in,out"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8M ,Pin 8 Mode" "in,out"
|
|
BITFLD.WORD 0 9. " PIO9M ,Pin 9 Mode" "in,out"
|
|
BITFLD.WORD 0 10. " PIO10M ,Pin 10 Mode" "in,out"
|
|
BITFLD.WORD 0 11. " PIO11M ,Pin 11 Mode" "in,out"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12M ,Pin 12 Mode" "in,out"
|
|
BITFLD.WORD 0 13. " PIO13M ,Pin 13 Mode" "in,out"
|
|
BITFLD.WORD 0 14. " PIO14M ,Pin 14 Mode" "in,out"
|
|
BITFLD.WORD 0 15. " PIO15M ,Pin 15 Mode" "in,out"
|
|
group ad:(0xb7a00020+0xc)++0x1
|
|
line.word 0x0 "GPIEB,Port B Interrupt Enable Register"
|
|
BITFLD.WORD 0 0. "PIO0IE ,Pin 0 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 1. " PIO1IE ,Pin 1 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 2. " PIO2IE ,Pin 2 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 3. " PIO3IE ,Pin 3 Interrupt Enable" "dis,ena"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4IE ,Pin 4 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 5. " PIO5IE ,Pin 5 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 6. " PIO6IE ,Pin 6 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 7. " PIO7IE ,Pin 7 Interrupt Enable" "dis,ena"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8IE ,Pin 8 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 9. " PIO9IE ,Pin 9 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 10. " PIOI0IE ,Pin 10 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 11. " PIO11IE ,Pin 11 Interrupt Enable" "dis,ena"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12IE ,Pin 12 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 13. " PIO13IE ,Pin 13 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 14. " PIO14IE ,Pin 14 Interrupt Enable" "dis,ena"
|
|
BITFLD.WORD 0 15. " PIO15IE ,Pin 15 Interrupt Enable" "dis,ena"
|
|
group ad:(0xb7a00020+0x10)++0x1
|
|
line.word 0x0 "GPIPB,Port B Interrupt Polarity Register"
|
|
BITFLD.WORD 0 0. "PIO0P ,Pin 0 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 1. " PIO1P ,Pin 1 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 2. " PIO2P ,Pin 2 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 3. " PIO3P ,Pin 3 Polarity" "fal,ris"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4P ,Pin 4 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 5. " PIO5P ,Pin 5 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 6. " PIO6P ,Pin 6 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 7. " PIO7P ,Pin 7 Polarity" "fal,ris"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8P ,Pin 8 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 9. " PIO9P ,Pin 9 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 10. " PIOI0P ,Pin 10 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 11. " PIO11P ,Pin 11 Polarity" "fal,ris"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12P ,Pin 12 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 13. " PIO13P ,Pin 13 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 14. " PIO14P ,Pin 14 Polarity" "fal,ris"
|
|
BITFLD.WORD 0 15. " PIO15P ,Pin 15 Polarity" "fal,ris"
|
|
group ad:(0xb7a00020+0x14)++0x1
|
|
line.word 0x0 "GPISB,Port B Interrupt Status Register"
|
|
BITFLD.WORD 0 0. "PIO0ST ,Pin 0 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 1. " PIO1ST ,Pin 1 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 2. " PIO2ST ,Pin 2 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 3. " PIO3ST ,Pin 3 Source for Pending Interrupt" "none,pend"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 4. "PIO4ST ,Pin 4 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 5. " PIO5ST ,Pin 5 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 6. " PIO6ST ,Pin 6 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 7. " PIO7ST ,Pin 7 Source for Pending Interrupt" "none,pend"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 8. "PIO8ST ,Pin 8 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 9. " PIO9ST ,Pin 9 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 10. " PIOI0ST ,Pin 10 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 11. " PIO11ST ,Pin 11 Source for Pending Interrupt" "none,pend"
|
|
TEXTLINE " "
|
|
BITFLD.WORD 0 12. "PIO12ST ,Pin 12 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 13. " PIO13ST ,Pin 13 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 14. " PIO14ST ,Pin 14 Source for Pending Interrupt" "none,pend"
|
|
BITFLD.WORD 0 15. " PIO15ST ,Pin 15 Source for Pending Interrupt" "none,pend"
|
|
;end include file oki/gpio.ph
|
|
TREE.END
|
|
TREE "Watchdog Timer (WDT)"
|
|
;begin include file oki/wdt.ph
|
|
;parameters:
|
|
wgroup ad:0xb7e00000++0x0
|
|
hide.byte 0x0 "WDTCON,Watchdog Timer Control Register"
|
|
group ad:0xb7e00004++0x0
|
|
line.byte 0x0 "WDTBCON,Time Base Counter Control Register"
|
|
BITFLD.BYTE 0 0.--1. "WDCLK ,Watchdog Frequency Divisor" "CCLK/32,CCLK/64,CCLK/128,CCLK/256"
|
|
BITFLD.BYTE 0 3. " ITM ,Interval Timer Mode" "no,yes"
|
|
BITFLD.BYTE 0 4. " ITEN ,Interval Timer Enable/Start" "no,yes"
|
|
BITFLD.BYTE 0 6. " OFINTM ,Action after Counter Overflow" "IRQ,reset"
|
|
TEXTLINE " "
|
|
BITFLD.BYTE 0 7. "WDHLT ,Watchdog Timer/Interval Timer Operation" "ena,stop"
|
|
group ad:0xb7e00014++0x0
|
|
line.byte 0x0 "WDSTAT,Status Register"
|
|
BITFLD.BYTE 0 0. "RSTSTAT , Source of Reset" "power on,watchdog"
|
|
BITFLD.BYTE 0 4. " WDTST ,Watchdog Timer Interrupt Request Pending" "no,yes"
|
|
BITFLD.BYTE 0 5. " IVTST ,Interval Timer Interrupt Request Pending" "no,yes"
|
|
;end include file oki/wdt.ph
|
|
TREE.END
|
|
TREE "Timer"
|
|
;begin include file oki/timer0.ph
|
|
;parameters:
|
|
group ad:0xb8001004++0x3
|
|
line.long 0x0 "TMEN,System timer enable register"
|
|
BITFLD.long 0 0. "TCEN ,Timer Control" "stop,start"
|
|
group ad:0xb8001008++0x3
|
|
line.long 0x0 "TMRLR,System timer reload register"
|
|
HEXFLD.word 0 "TMRLR ,Timer Reload Value"
|
|
group ad:0xB8001010++0x3
|
|
line.long 0x0 "TMOVFR,System Counter Overflow Register"
|
|
BITFLD.long 0 0. "OVF ,Timer Overflow" "no,yes"
|
|
;end include file oki/timer0.ph
|
|
;begin include file oki/timer.ph
|
|
;parameters: 0 0xB7F00000
|
|
TEXTLINE " "
|
|
TEXTLINE "Timer 0"
|
|
TEXTLINE " "
|
|
group ad:(0xB7F00000+0)++0x1
|
|
line.word 0x0 "TIMECNTL0,Timer 0 control register"
|
|
BITFLD.word 0 0. "MODE ,Timer Operation Mode" "interval,one-shot"
|
|
BITFLD.word 0 3. " START ,Timer Start/Stop" "stop,start"
|
|
BITFLD.word 0 4. " IE ,Interrupt Enable" "dis,ena"
|
|
BITFLD.word 0 5.--7. " CLKSEL ,Frequency Divisor" "1,2,4,8,16,32,-,-"
|
|
group ad:(0xB7F00000+4)++0x1
|
|
line.word 0x0 "TIMEBASE0,Timer 0 base register"
|
|
rgroup ad:(0xB7F00000+8)++0x1
|
|
line.word 0x0 "TIMECNT0,Timer 0 counter register"
|
|
group ad:(0xB7F00000+0xc)++0x1
|
|
line.word 0x0 "TIMECMP0,Timer 0 compare register"
|
|
group ad:(0xB7F00000+0x1d)++0x1
|
|
line.word 0x0 "TIMESTAT0,Timer 0 status register"
|
|
BITFLD.word 0 0. "STAT ,Timer Status,Counter matches Compare Registers" "no match,match"
|
|
;end include file oki/timer.ph
|
|
;begin include file oki/timer.ph
|
|
;parameters: 1 0xB7F00020
|
|
TEXTLINE " "
|
|
TEXTLINE "Timer 1"
|
|
TEXTLINE " "
|
|
group ad:(0xB7F00020+0)++0x1
|
|
line.word 0x0 "TIMECNTL1,Timer 1 control register"
|
|
BITFLD.word 0 0. "MODE ,Timer Operation Mode" "interval,one-shot"
|
|
BITFLD.word 0 3. " START ,Timer Start/Stop" "stop,start"
|
|
BITFLD.word 0 4. " IE ,Interrupt Enable" "dis,ena"
|
|
BITFLD.word 0 5.--7. " CLKSEL ,Frequency Divisor" "1,2,4,8,16,32,-,-"
|
|
group ad:(0xB7F00020+4)++0x1
|
|
line.word 0x0 "TIMEBASE1,Timer 1 base register"
|
|
rgroup ad:(0xB7F00020+8)++0x1
|
|
line.word 0x0 "TIMECNT1,Timer 1 counter register"
|
|
group ad:(0xB7F00020+0xc)++0x1
|
|
line.word 0x0 "TIMECMP1,Timer 1 compare register"
|
|
group ad:(0xB7F00020+0x1d)++0x1
|
|
line.word 0x0 "TIMESTAT1,Timer 1 status register"
|
|
BITFLD.word 0 0. "STAT ,Timer Status,Counter matches Compare Registers" "no match,match"
|
|
;end include file oki/timer.ph
|
|
;begin include file oki/timer.ph
|
|
;parameters: 2 0xB7F00040
|
|
TEXTLINE " "
|
|
TEXTLINE "Timer 2"
|
|
TEXTLINE " "
|
|
group ad:(0xB7F00040+0)++0x1
|
|
line.word 0x0 "TIMECNTL2,Timer 2 control register"
|
|
BITFLD.word 0 0. "MODE ,Timer Operation Mode" "interval,one-shot"
|
|
BITFLD.word 0 3. " START ,Timer Start/Stop" "stop,start"
|
|
BITFLD.word 0 4. " IE ,Interrupt Enable" "dis,ena"
|
|
BITFLD.word 0 5.--7. " CLKSEL ,Frequency Divisor" "1,2,4,8,16,32,-,-"
|
|
group ad:(0xB7F00040+4)++0x1
|
|
line.word 0x0 "TIMEBASE2,Timer 2 base register"
|
|
rgroup ad:(0xB7F00040+8)++0x1
|
|
line.word 0x0 "TIMECNT2,Timer 2 counter register"
|
|
group ad:(0xB7F00040+0xc)++0x1
|
|
line.word 0x0 "TIMECMP2,Timer 2 compare register"
|
|
group ad:(0xB7F00040+0x1d)++0x1
|
|
line.word 0x0 "TIMESTAT2,Timer 2 status register"
|
|
BITFLD.word 0 0. "STAT ,Timer Status,Counter matches Compare Registers" "no match,match"
|
|
;end include file oki/timer.ph
|
|
;begin include file oki/timer.ph
|
|
;parameters: 3 0xB7F00060
|
|
TEXTLINE " "
|
|
TEXTLINE "Timer 3"
|
|
TEXTLINE " "
|
|
group ad:(0xB7F00060+0)++0x1
|
|
line.word 0x0 "TIMECNTL3,Timer 3 control register"
|
|
BITFLD.word 0 0. "MODE ,Timer Operation Mode" "interval,one-shot"
|
|
BITFLD.word 0 3. " START ,Timer Start/Stop" "stop,start"
|
|
BITFLD.word 0 4. " IE ,Interrupt Enable" "dis,ena"
|
|
BITFLD.word 0 5.--7. " CLKSEL ,Frequency Divisor" "1,2,4,8,16,32,-,-"
|
|
group ad:(0xB7F00060+4)++0x1
|
|
line.word 0x0 "TIMEBASE3,Timer 3 base register"
|
|
rgroup ad:(0xB7F00060+8)++0x1
|
|
line.word 0x0 "TIMECNT3,Timer 3 counter register"
|
|
group ad:(0xB7F00060+0xc)++0x1
|
|
line.word 0x0 "TIMECMP3,Timer 3 compare register"
|
|
group ad:(0xB7F00060+0x1d)++0x1
|
|
line.word 0x0 "TIMESTAT3,Timer 3 status register"
|
|
BITFLD.word 0 0. "STAT ,Timer Status,Counter matches Compare Registers" "no match,match"
|
|
;end include file oki/timer.ph
|
|
;begin include file oki/timer.ph
|
|
;parameters: 4 0xB7F00080
|
|
TEXTLINE " "
|
|
TEXTLINE "Timer 4"
|
|
TEXTLINE " "
|
|
group ad:(0xB7F00080+0)++0x1
|
|
line.word 0x0 "TIMECNTL4,Timer 4 control register"
|
|
BITFLD.word 0 0. "MODE ,Timer Operation Mode" "interval,one-shot"
|
|
BITFLD.word 0 3. " START ,Timer Start/Stop" "stop,start"
|
|
BITFLD.word 0 4. " IE ,Interrupt Enable" "dis,ena"
|
|
BITFLD.word 0 5.--7. " CLKSEL ,Frequency Divisor" "1,2,4,8,16,32,-,-"
|
|
group ad:(0xB7F00080+4)++0x1
|
|
line.word 0x0 "TIMEBASE4,Timer 4 base register"
|
|
rgroup ad:(0xB7F00080+8)++0x1
|
|
line.word 0x0 "TIMECNT4,Timer 4 counter register"
|
|
group ad:(0xB7F00080+0xc)++0x1
|
|
line.word 0x0 "TIMECMP4,Timer 4 compare register"
|
|
group ad:(0xB7F00080+0x1d)++0x1
|
|
line.word 0x0 "TIMESTAT4,Timer 4 status register"
|
|
BITFLD.word 0 0. "STAT ,Timer Status,Counter matches Compare Registers" "no match,match"
|
|
;end include file oki/timer.ph
|
|
;begin include file oki/timer.ph
|
|
;parameters: 5 0xB7F000A0
|
|
TEXTLINE " "
|
|
TEXTLINE "Timer 5"
|
|
TEXTLINE " "
|
|
group ad:(0xB7F000A0+0)++0x1
|
|
line.word 0x0 "TIMECNTL5,Timer 5 control register"
|
|
BITFLD.word 0 0. "MODE ,Timer Operation Mode" "interval,one-shot"
|
|
BITFLD.word 0 3. " START ,Timer Start/Stop" "stop,start"
|
|
BITFLD.word 0 4. " IE ,Interrupt Enable" "dis,ena"
|
|
BITFLD.word 0 5.--7. " CLKSEL ,Frequency Divisor" "1,2,4,8,16,32,-,-"
|
|
group ad:(0xB7F000A0+4)++0x1
|
|
line.word 0x0 "TIMEBASE5,Timer 5 base register"
|
|
rgroup ad:(0xB7F000A0+8)++0x1
|
|
line.word 0x0 "TIMECNT5,Timer 5 counter register"
|
|
group ad:(0xB7F000A0+0xc)++0x1
|
|
line.word 0x0 "TIMECMP5,Timer 5 compare register"
|
|
group ad:(0xB7F000A0+0x1d)++0x1
|
|
line.word 0x0 "TIMESTAT5,Timer 5 status register"
|
|
BITFLD.word 0 0. "STAT ,Timer Status,Counter matches Compare Registers" "no match,match"
|
|
;end include file oki/timer.ph
|
|
TREE.END
|
|
TREE "PWM Generator"
|
|
;begin include file oki/pwmg.ph
|
|
;parameters:
|
|
group ad:0xb7d00000++0x1
|
|
line.word 0x0 "PWR0,PWM Register 0"
|
|
group ad:0xb7d00004++0x1
|
|
line.word 0x0 "PWCY0,PWM Period Register 0"
|
|
group ad:0xb7d00008++0x1
|
|
line.word 0x0 "PWC0,PWM Counter 0"
|
|
group ad:0xb7d0000c++0x1
|
|
line.word 0x0 "PWCON0,PWM Control Register 0"
|
|
BITFLD.word 0 0. "PW0R ,PWC0 Counter Operation" "stop,start"
|
|
BITFLD.word 0 1.--2. " PWCK0 ,Frequency Divisor for PWC0" "1,4,16,32"
|
|
BITFLD.word 0 6. " INTIE0 ,Interrupt Enable" "dis,ena"
|
|
BITFLD.word 0 7. " PWC0OV ,Interrupt Request Trigger" "PWC=PWR,PWC overflow"
|
|
group ad:0xb7d00020++0x1
|
|
line.word 0x0 "PWR1,PWM Register 1"
|
|
group ad:0xb7d00024++0x1
|
|
line.word 0x0 "PWCY1,PWM Period Register 1"
|
|
group ad:0xb7d00028++0x1
|
|
line.word 0x0 "PWC1,PWM Counter 1"
|
|
group ad:0xb7d0002c++0x1
|
|
line.word 0x0 "PWCON1,PWM Control Register 1"
|
|
BITFLD.word 0 0. "PW1R ,PWC0 Counter Operation" "stop,start"
|
|
BITFLD.word 0 1.--2. " PWCK1 ,Frequency Divisor for PWC0" "1,4,16,32"
|
|
BITFLD.word 0 6. " INTIE1 ,Interrupt Enable" "dis,ena"
|
|
BITFLD.word 0 7. " PWC1OV ,Interrupt Request Trigger" "PWC=PWR,PWC overflow"
|
|
group ad:0xb7d0003c++0x1
|
|
line.word 0x0 "PWINTSTS,Interrupt Status Register"
|
|
BITFLD.word 0 0. "INT0CLR ,Clear PWM Output 0 Interrupt Request" "no,yes"
|
|
BITFLD.word 0 1. " INT1CLR ,Clear PWM Output 1 Interrupt Request" "no,yes"
|
|
BITFLD.word 0 8. " INT0S ,Interrupt Request Status for PWM 0" "none,pend"
|
|
BITFLD.word 0 9. " INT1S ,Interrupt Request Status for PWM 1" "none,pend"
|
|
;end include file oki/pwmg.ph
|
|
TREE.END
|
|
TREE "SIO"
|
|
;begin include file oki/sio.ph
|
|
;parameters:
|
|
wgroup ad:0xb8002000++0x3
|
|
hide.long 0x0 "SIOBUF,SIO Transfer Buffer Register"
|
|
HEXFLD.long 0x00 "SIOBUF ,SIO Receive Buffer"
|
|
rgroup ad:0xb8002000++0x3
|
|
hide.long 0x0 "SIOBUF,SIO Transfer Buffer Register"
|
|
in
|
|
group ad:0xb8002004++0x3
|
|
line.long 0x0 "SIOSTA,SIO Status Register"
|
|
BITFLD.LONG 0 0. "FERR ,Framing Error" "no,yes"
|
|
BITFLD.LONG 0 2. " OERR ,Overrun Error" "no,yes"
|
|
BITFLD.LONG 0 3. " PERR ,Parity Error" "no,yes"
|
|
BITFLD.LONG 0 4. " RVIRQ ,Receiver Ready" "no,yes"
|
|
BITFLD.LONG 0 5. " TRIRQ ,Transmitter Ready" "no,yes"
|
|
group ad:0xb8002008++0x3
|
|
line.long 0x0 "SIOCON,SIO Control Register"
|
|
BITFLD.LONG 0 0. "LN ,Number of Data Bits" "8,7"
|
|
BITFLD.LONG 0 1. " PEN ,Parity Enable Bit" "dis,ena"
|
|
BITFLD.LONG 0 2. " EVN ,Parity Logic" "odd,even"
|
|
BITFLD.LONG 0 3. " TSTB ,Number of Stop Bits" "2,1"
|
|
group ad:0xb800200c++0x3
|
|
line.long 0x0 "SIOBCN,Baud Rate Control Register"
|
|
BITFLD.LONG 0 4. "BGRUN ,Control of SIOBTC Operation" "stop,start"
|
|
group ad:0xb8002014++0x3
|
|
line.long 0x0 "SIOBT,Baud Rate Timer Register"
|
|
hexfld.long 0x00 "SIOBT ,Start Value of Baud Rate Timer Counter"
|
|
group ad:0xb8002018++0x3
|
|
line.long 0x0 "SIOTCN,SIO Test Control Register"
|
|
BITFLD.LONG 0 0. "MFERR ,Mode of Framing Errors" "skip,add"
|
|
BITFLD.LONG 0 1. " MPERR ,Mode of Parity Errors" "skip,add"
|
|
BITFLD.LONG 0 7. " LBTST ,Loopback" "dis,ena"
|
|
;end include file oki/sio.ph
|
|
TREE.END
|
|
TREE "UART with FIFO(16byte)"
|
|
;begin include file oki/uart.ph
|
|
;parameters:
|
|
rgroup ad:0xb7b00000++0x0
|
|
hide.byte 0x0 "UARTRBR,Receiver Buffer Register"
|
|
in
|
|
wgroup ad:0xb7b00000++0x0
|
|
hide.byte 0x0 "UARTTHR,Transmitter Holding Register"
|
|
group ad:0xb7b00004++0x0
|
|
line.byte 0x0 "UARTIER,Interrupt Enable Register"
|
|
BITFLD.BYTE 0 0. "IER[0] ,Received Data Available Interrupts" "dis,ena"
|
|
BITFLD.BYTE 0 1. " IER[1] ,Transmitter Holding Register Empty Interrupts" "dis,ena"
|
|
BITFLD.BYTE 0 2. " IER[2] ,Receiver Line Status Interrupts" "dis,ena"
|
|
BITFLD.BYTE 0 3. " IER[3] ,Modem Status Interrupts" "dis,ena"
|
|
rgroup ad:0xb7b00008++0x0
|
|
line.byte 0x0 "UARTIIR,Interrupt Identification Register"
|
|
BITFLD.BYTE 0 0. "IRPEND ,Interrupt Pending" "yes,no"
|
|
BITFLD.BYTE 0 6.--7. " BUFOP ,Buffered Operation" "no,-,-,yes"
|
|
BITFLD.BYTE 0 1.--3. " IRFLAG ,Interrupt Flag" "modem,THRE,data av.,line stat.,-,-,timeout,-"
|
|
wgroup ad:0xb7b00008++0x0
|
|
hide.byte 0x0 "UARTFCR,FIFO Control Register"
|
|
BITFLD.BYTE 0 0. "FCR[0] ,Buffered Operation" "no,yes"
|
|
BITFLD.BYTE 0 1. " FCR[1] ,RCVR Queue Reset" "norm,clear"
|
|
BITFLD.BYTE 0 2. " FCR[2] ,XMIT Queue Reset" "norm,clear"
|
|
BITFLD.BYTE 0 6.--7. " FCR[7:6] ,RCVR Queue Interrupt Trigger Level" "1,4,8,14"
|
|
group ad:0xb7b0000c++0x0
|
|
line.byte 0x0 "UARTLCR,Line Control Register"
|
|
BITFLD.BYTE 0 0.--1. "LCR[1:0] ,Character Length" "5,6,7,8"
|
|
BITFLD.BYTE 0 2. " LCR[2] ,Number of Stop Bits" "1,2"
|
|
BITFLD.BYTE 0 3. " LCR[3] ,Parity Used" "no,yes"
|
|
BITFLD.BYTE 0 4. " LCR[4] ,Parity" "odd,even"
|
|
TEXTLINE " "
|
|
BITFLD.BYTE 0 3.--5. "LCR[3:5] ,Stick Parity" "-,odd,-,even,-,fix 1,-,fix 0"
|
|
BITFLD.BYTE 0 6. " LCR[6] ,Break Control" "norm.op,tr.brk"
|
|
BITFLD.BYTE 0 7. " LCR[7] ,Divisor Latch Access Bit" "norm.op.,div.latch"
|
|
group ad:0xb7b00010++0x0
|
|
line.byte 0x0 "UARTMCR,Modem Control Register"
|
|
BITFLD.BYTE 0 0. "MCR[0] ,Data Terminal Ready (DTR) Output Control" "high,low"
|
|
BITFLD.BYTE 0 1. " MCR[1] ,Request to Send (RTS) Output Control" "high,low"
|
|
BITFLD.BYTE 0 2. " MCR[4] ,LOOPBACK Control" "norm,loopback"
|
|
group ad:0xb7b00014++0x0
|
|
line.byte 0x0 "UARTLSR,Line Status Register"
|
|
BITFLD.BYTE 0 0. "LSR[0] ,Data Ready Bit;UARTRBR contains Valid Data" "no,yes"
|
|
BITFLD.BYTE 0 1. " LSR[1] ,Overrun Error Pending" "no,yes"
|
|
BITFLD.BYTE 0 2. " LSR[2] ,Parity Error Pending" "no,yes"
|
|
BITFLD.BYTE 0 2. " LSR[3] ,Framing Error Pending" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.BYTE 0 2. "LSR[4] ,Break Interrupt Pending" "no,yes"
|
|
BITFLD.BYTE 0 2. " LSR[5] ,Transmitter Holding Register Empty" "no,yes"
|
|
BITFLD.BYTE 0 2. " LSR[6] ,Transmitter Empty" "no,yes"
|
|
BITFLD.BYTE 0 2. " LSR[7] ,Data Error " "no,yes"
|
|
group ad:0xb7b00018++0x0
|
|
line.byte 0x0 "UARTMSR,Modem Status Register"
|
|
BITFLD.BYTE 0 0. "MSR[0] ,Delta Clear to Send" "no,yes"
|
|
BITFLD.BYTE 0 1. " MSR[1] ,Delta Data Set Ready;Change in DSR Input" "no,yes"
|
|
BITFLD.BYTE 0 2. " MSR[2] ,Trailing Edge of Ring Indicator;Change in RI Input" "no,yes"
|
|
BITFLD.BYTE 0 2. " MSR[3] ,Delta Data Carrier Detect" "no,yes"
|
|
TEXTLINE " "
|
|
BITFLD.BYTE 0 2. "MSR[4] ,Clear to Send" "no,yes"
|
|
BITFLD.BYTE 0 2. " MSR[5] ,Data Set Ready" "no,yes"
|
|
BITFLD.BYTE 0 2. " MSR[6] ,Ring Indicator" "1,0"
|
|
BITFLD.BYTE 0 2. " MSR[7] ,Data Carrier Detect" "1,0"
|
|
group ad:0xb7b0001c++0x0
|
|
line.byte 0x0 "UARTSCR,Scratch Register"
|
|
group ad:0xb7b00000++0x0
|
|
line.byte 0x0 "UARTDLL,Divisor Latch (LSB)"
|
|
group ad:0xb7b00004++0x0
|
|
line.byte 0x0 "UARTDLM,Divisor Latch (MSB)"
|
|
;end include file oki/uart.ph
|
|
TREE.END
|
|
TREE "Analog-to-Digital Converter"
|
|
;begin include file oki/adc.ph
|
|
;parameters:
|
|
group ad:0xb6000000++0x1
|
|
line.word 0x0 "ADCON0,ADC Control Register 0"
|
|
bitfld.word 0x0 6. "SCNC ,Action to Take after One Cycle" "back,stop"
|
|
bitfld.word 0x0 4. " ADRUN ,Stop/Start Analog-to-Digital Converter" "stop,start"
|
|
bitfld.word 0x0 0.--2. " ADSNM ,First Channel to Scan" "ch0,ch1,ch2,ch3,ch4,ch5,ch6,ch7"
|
|
group ad:0xb6000004++0x1
|
|
line.word 0x0 "ADCON1,ADC Control Register 1"
|
|
bitfld.word 0x0 4. "STS ,Stop/Start Analog-to-Digital Converter" "stop,start"
|
|
bitfld.word 0x0 0.--2. " ADSTM ,Channel" "ch0,ch1,ch2,ch3,ch4,ch5,ch6,ch7"
|
|
group ad:0xb6000008++0x1
|
|
line.word 0x0 "ADCON2,ADC Control Register 2"
|
|
bitfld.word 0x0 0.--1. "ACKSEL ,Divisor for Deriving the Operating Clock" "-,2,4,8"
|
|
group ad:0xb600000c++0x1
|
|
line.word 0x0 "ADINT ,ADC Converter Interrupt Control Register"
|
|
bitfld.word 0x0 0. "INTSN ,Scan Completion" "no,yes"
|
|
bitfld.word 0x0 1. " INTST ,Completion of Select Mode Conversion" "no,yes"
|
|
bitfld.word 0x0 2. " ADSNIE ,Interrupt after Scan" "no,yes"
|
|
bitfld.word 0x0 3. " ADSTIE ,Interrupt after Conversion" "no,yes"
|
|
group ad:0xb6000010++0x1
|
|
line.word 0x0 "ADFINT,ADC Forced Interrupt Register"
|
|
bitfld.word 0x0 0. "ADFAS ,Force Assertion of Interrupt" "no,yes"
|
|
group ad:0xb6000014++0x1
|
|
line.word 0x0 "ADR0,ADC Result Register 0"
|
|
HEXMASK.word 0 0.--9. 1. "DTn ,Result of Converting the Corresponding Analog Input"
|
|
group ad:0xb6000018++0x1
|
|
line.word 0x0 "ADR1,ADC Result Register 1"
|
|
HEXMASK.word 0 0.--9. 1. "DTn ,Result of Converting the Corresponding Analog Input"
|
|
group ad:0xb600001c++0x1
|
|
line.word 0x0 "ADR2,ADC Result Register 2"
|
|
HEXMASK.word 0 0.--9. 1. "DTn ,Result of Converting the Corresponding Analog Input"
|
|
group ad:0xb6000020++0x1
|
|
line.word 0x0 "ADR3,ADC Result Register 3"
|
|
HEXMASK.word 0 0.--9. 1. "DTn ,Result of Converting the Corresponding Analog Input"
|
|
group ad:0xb6000024++0x1
|
|
line.word 0x0 "ADR4,ADC Result Register 4"
|
|
HEXMASK.word 0 0.--9. 1. "DTn ,Result of Converting the Corresponding Analog Input"
|
|
group ad:0xb6000028++0x1
|
|
line.word 0x0 "ADR5,ADC Result Register 5"
|
|
HEXMASK.word 0 0.--9. 1. "DTn ,Result of Converting the Corresponding Analog Input"
|
|
group ad:0xb600002c++0x1
|
|
line.word 0x0 "ADR6,ADC Result Register 6"
|
|
HEXMASK.word 0 0.--9. 1. "DTn ,Result of Converting the Corresponding Analog Input"
|
|
group ad:0xb6000030++0x1
|
|
line.word 0x0 "ADR7,ADC Result Register 7"
|
|
HEXMASK.word 0 0.--9. 1. "DTn ,Result of Converting the Corresponding Analog Input"
|
|
;end include file oki/adc.ph
|
|
TREE.END
|