482 lines
19 KiB
Plaintext
482 lines
19 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: RCARV2H Specific Menu
|
|
; @Props: Released
|
|
; @Author: ADP, KKW
|
|
; @Changelog: 2015-10-23 KKW
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Copyright: (C) 1989-2017 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menrcarv2h.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A15MPCore)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-A15MPCore),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-A15MPCore),System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit" "per , ""Core Registers (Cortex-A15MPCore),Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions" "per , ""Core Registers (Cortex-A15MPCore),Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-A15MPCore),Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-A15MPCore),System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Register" "per , ""Core Registers (Cortex-A15MPCore),System Timer Register"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-A15MPCore),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-A15MPCore),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-A15MPCore),Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Interrupt Controller" "per , ""Core Registers (Cortex-A15MPCore),Interrupt Controller"""
|
|
)
|
|
separator
|
|
menuitem "PFC" " per , ""PFC (Pin Function Controller)"""
|
|
popup "GPIO"
|
|
(
|
|
menuitem "GPIO0" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO0"""
|
|
menuitem "GPIO1" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO1"""
|
|
menuitem "GPIO2" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO2"""
|
|
menuitem "GPIO3" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO3"""
|
|
menuitem "GPIO4" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO4"""
|
|
menuitem "GPIO5" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO5"""
|
|
menuitem "GPIO6" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO6"""
|
|
menuitem "GPIO7" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO7"""
|
|
menuitem "GPIO8" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO8"""
|
|
menuitem "GPIO9" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO9"""
|
|
menuitem "GPIO10" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO10"""
|
|
menuitem "GPIO11" " per , ""GPIO (General-Purpose Input/Output Ports),GPIO11"""
|
|
)
|
|
menuitem "CPG" " per , ""CPG (Clock Pulse Generator)"""
|
|
menuitem "MSSR" " per , ""MSSR (Module Standby and Software Reset)"""
|
|
menuitem "APMU" " per , ""APMU (Advanced Power Management Unit for AP-System Core"""
|
|
menuitem "RST" " per , ""RST (Reset)"""
|
|
popup "INTC-SYS"
|
|
(
|
|
menuitem "IRQC event detector" " per , ""INTC-SYS (Interrupt Controller for AP-System Core),IRQC event detector Register Configuration"""
|
|
menuitem "NMI event detector block" " per , ""INTC-SYS (Interrupt Controller for AP-System Core),NMI event detector Register Configuration"""
|
|
menuitem "NMI mask lock block" " per , ""INTC-SYS (Interrupt Controller for AP-System Core),NMI Lock Register Configuration"""
|
|
)
|
|
menuitem "MFIS" " per , ""MFIS (Multifunctional Interface)"""
|
|
menuitem "AXI-BUS" " per , ""AXI-BUS"""
|
|
popup "IPMMU"
|
|
(
|
|
menuitem "SY0" " per , ""IPMMU,IPMMU-SY0"""
|
|
menuitem "SY1" " per , ""IPMMU,IPMMU-SY1"""
|
|
menuitem "DS" " per , ""IPMMU,IPMMU-DS"""
|
|
menuitem "MX" " per , ""IPMMU,IPMMU-MX"""
|
|
menuitem "GP" " per , ""IPMMU,IPMMU-GP"""
|
|
)
|
|
menuitem "LBSC within Bus Bridge" " per , ""LBSC within Bus Bridge"""
|
|
menuitem "DBSC3" " per , ""DBSC3 (External Bus Controller for DDR3-SDRAM)"""
|
|
menuitem "S3CTRL" " per , ""S3CTRL"""
|
|
popup "SYS-DMAC"
|
|
(
|
|
menuitem "Low channels" " per , ""SYS-DMAC (System Direct Memory Access Controller),Low channels"""
|
|
menuitem "Upper channels" " per , ""SYS-DMAC (System Direct Memory Access Controller),Upper channels"""
|
|
)
|
|
popup "LBSC-DMAC"
|
|
(
|
|
menuitem "LBSC Common Registers" " per , ""LBSC-DMAC,LBSC Common Registers"""
|
|
popup "Channels 0-42"
|
|
(
|
|
menuitem "Channel 0" " per , ""LBSC-DMAC,Channel 0"""
|
|
menuitem "Channel 1" " per , ""LBSC-DMAC,Channel 1"""
|
|
menuitem "Channel 2" " per , ""LBSC-DMAC,Channel 2"""
|
|
menuitem "Channel 3" " per , ""LBSC-DMAC,Channel 3"""
|
|
menuitem "Channel 4" " per , ""LBSC-DMAC,Channel 4"""
|
|
menuitem "Channel 5" " per , ""LBSC-DMAC,Channel 5"""
|
|
menuitem "Channel 6" " per , ""LBSC-DMAC,Channel 6"""
|
|
menuitem "Channel 7" " per , ""LBSC-DMAC,Channel 7"""
|
|
menuitem "Channel 8" " per , ""LBSC-DMAC,Channel 8"""
|
|
menuitem "Channel 9" " per , ""LBSC-DMAC,Channel 9"""
|
|
separator
|
|
menuitem "Channel 10" " per , ""LBSC-DMAC,Channel 10"""
|
|
menuitem "Channel 11" " per , ""LBSC-DMAC,Channel 11"""
|
|
menuitem "Channel 12" " per , ""LBSC-DMAC,Channel 12"""
|
|
menuitem "Channel 13" " per , ""LBSC-DMAC,Channel 13"""
|
|
menuitem "Channel 14" " per , ""LBSC-DMAC,Channel 14"""
|
|
menuitem "Channel 15" " per , ""LBSC-DMAC,Channel 15"""
|
|
menuitem "Channel 16" " per , ""LBSC-DMAC,Channel 16"""
|
|
menuitem "Channel 17" " per , ""LBSC-DMAC,Channel 17"""
|
|
menuitem "Channel 18" " per , ""LBSC-DMAC,Channel 18"""
|
|
menuitem "Channel 19" " per , ""LBSC-DMAC,Channel 19"""
|
|
separator
|
|
menuitem "Channel 20" " per , ""LBSC-DMAC,Channel 20"""
|
|
menuitem "Channel 21" " per , ""LBSC-DMAC,Channel 21"""
|
|
menuitem "Channel 22" " per , ""LBSC-DMAC,Channel 22"""
|
|
menuitem "Channel 23" " per , ""LBSC-DMAC,Channel 23"""
|
|
menuitem "Channel 24" " per , ""LBSC-DMAC,Channel 24"""
|
|
menuitem "Channel 25" " per , ""LBSC-DMAC,Channel 25"""
|
|
menuitem "Channel 26" " per , ""LBSC-DMAC,Channel 26"""
|
|
menuitem "Channel 27" " per , ""LBSC-DMAC,Channel 27"""
|
|
menuitem "Channel 28" " per , ""LBSC-DMAC,Channel 28"""
|
|
menuitem "Channel 29" " per , ""LBSC-DMAC,Channel 29"""
|
|
separator
|
|
menuitem "Channel 30" " per , ""LBSC-DMAC,Channel 30"""
|
|
menuitem "Channel 31" " per , ""LBSC-DMAC,Channel 31"""
|
|
menuitem "Channel 32" " per , ""LBSC-DMAC,Channel 32"""
|
|
menuitem "Channel 33" " per , ""LBSC-DMAC,Channel 33"""
|
|
menuitem "Channel 34" " per , ""LBSC-DMAC,Channel 34"""
|
|
menuitem "Channel 35" " per , ""LBSC-DMAC,Channel 35"""
|
|
menuitem "Channel 36" " per , ""LBSC-DMAC,Channel 36"""
|
|
menuitem "Channel 37" " per , ""LBSC-DMAC,Channel 37"""
|
|
menuitem "Channel 38" " per , ""LBSC-DMAC,Channel 38"""
|
|
menuitem "Channel 39" " per , ""LBSC-DMAC,Channel 39"""
|
|
separator
|
|
menuitem "Channel 40" " per , ""LBSC-DMAC,Channel 40"""
|
|
menuitem "Channel 41" " per , ""LBSC-DMAC,Channel 41"""
|
|
menuitem "Channel 42" " per , ""LBSC-DMAC,Channel 42"""
|
|
)
|
|
)
|
|
menuitem "R-GP2D" " per , ""R-GP2D (2D graphics rendering module)"""
|
|
popup "DU"
|
|
(
|
|
menuitem "DU 0" " per , ""DU (Display Unit),DU 0"""
|
|
menuitem "DU 1" " per , ""DU (Display Unit),DU 1"""
|
|
)
|
|
popup "VIN"
|
|
(
|
|
menuitem "Channel 0" " per , ""VIN (Video Input Module),Channel 0"""
|
|
menuitem "Channel 1" " per , ""VIN (Video Input Module),Channel 1"""
|
|
menuitem "Channel 2" " per , ""VIN (Video Input Module),Channel 2"""
|
|
menuitem "Channel 3" " per , ""VIN (Video Input Module),Channel 3"""
|
|
menuitem "Channel 4" " per , ""VIN (Video Input Module),Channel 4"""
|
|
menuitem "Channel 5" " per , ""VIN (Video Input Module),Channel 5"""
|
|
)
|
|
popup "IMR-LSX3"
|
|
(
|
|
menuitem "Channel 0" " per , ""MR-LSX3 (Distortion Correction Engine),Channel 0"""
|
|
menuitem "Channel 1" " per , ""MR-LSX3 (Distortion Correction Engine),Channel 1"""
|
|
menuitem "Channel 2" " per , ""MR-LSX3 (Distortion Correction Engine),Channel 2"""
|
|
menuitem "Channel 3" " per , ""MR-LSX3 (Distortion Correction Engine),Channel 3"""
|
|
menuitem "Channel 4" " per , ""MR-LSX3 (Distortion Correction Engine),Channel 4"""
|
|
menuitem "Channel 5" " per , ""MR-LSX3 (Distortion Correction Engine),Channel 5"""
|
|
)
|
|
menuitem "IMR-LX3" " per , ""IMR-LX3 (Distortion Correction Engine)"""
|
|
menuitem "STB" " per , ""STB (Stream Buffer for iVDP1C)"""
|
|
popup "VSP1"
|
|
(
|
|
menuitem "VSPS" " per , ""VSP1,VSPS"""
|
|
menuitem "VSPD0" " per , ""VSP1,VSPD0"""
|
|
menuitem "VSPD1" " per , ""VSP1,VSPD1"""
|
|
)
|
|
menuitem "JPU" " per , ""JPU (JPEG Processing Unit)"""
|
|
popup "SSIU"
|
|
(
|
|
menuitem "BUSIF 3" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 3"""
|
|
menuitem "BUSIF 4" " per , ""SSIU (Serial Sound Interface Unit),SSIU BUSIF 4"""
|
|
menuitem "SSIU" " per , ""SSIU (Serial Sound Interface Unit),SSIU"""
|
|
)
|
|
popup "SSI"
|
|
(
|
|
menuitem "Channel 3" " per , ""SSI (Serial Sound Interface),Channel 3"""
|
|
menuitem "Channel 4" " per , ""SSI (Serial Sound Interface),Channel 4"""
|
|
)
|
|
menuitem "ADG" " per , ""ADG (Audio Clock Generator)"""
|
|
popup "Audio-DMAC"
|
|
(
|
|
menuitem "Low channels" " per , ""Audio-DMAC (Audio-Direct Memory Access Controller),Low channels"""
|
|
menuitem "Channel 0" " per , ""Audio-DMAC (Audio-Direct Memory Access Controller),Channel 0"""
|
|
menuitem "Channel 1" " per , ""Audio-DMAC (Audio-Direct Memory Access Controller),Channel 1"""
|
|
)
|
|
menuitem "EthernetAVB" " per , ""EthernetAVB"""
|
|
popup "CAN"
|
|
(
|
|
menuitem "Channel 0" " per , ""CAN (Controller Area Network),Channel 0"""
|
|
menuitem "Channel 1" " per , ""CAN (Controller Area Network),Channel 1"""
|
|
)
|
|
popup "SCIF"
|
|
(
|
|
menuitem "Channel 0" " per , ""SCIF (Serial Communication Interface with FIFO),SCIF Channel 0"""
|
|
menuitem "Channel 1" " per , ""SCIF (Serial Communication Interface with FIFO),SCIF Channel 1"""
|
|
menuitem "Channel 2" " per , ""SCIF (Serial Communication Interface with FIFO),SCIF Channel 2"""
|
|
menuitem "Channel 3" " per , ""SCIF (Serial Communication Interface with FIFO),SCIF Channel 3"""
|
|
)
|
|
popup "HSCIF"
|
|
(
|
|
menuitem "Channel 0" " per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 0"""
|
|
menuitem "Channel 1" " per , ""HSCIF (High Speed Serial Communication Interface with FIFO),Channel 1"""
|
|
)
|
|
popup "I2C Bus Interface"
|
|
(
|
|
menuitem "Channel 0" " per , ""I2C Bus Interface,Channel 0"""
|
|
menuitem "Channel 1" " per , ""I2C Bus Interface,Channel 1"""
|
|
menuitem "Channel 2" " per , ""I2C Bus Interface,Channel 2"""
|
|
menuitem "Channel 3" " per , ""I2C Bus Interface,Channel 3"""
|
|
menuitem "Channel 4" " per , ""I2C Bus Interface,Channel 4"""
|
|
menuitem "Channel 5" " per , ""I2C Bus Interface,Channel 5"""
|
|
)
|
|
menuitem "IIC3" " per , ""IIC3 (IIC Bus Interface 3)"""
|
|
popup "MSIOF"
|
|
(
|
|
menuitem "MSIOF 0" " per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF 0"""
|
|
menuitem "MSIOF 1" " per , ""MSIOF (Clock-Synchronized Serial Interface with FIFO),MSIOF 1"""
|
|
)
|
|
menuitem "QSPI" " per , ""QSPI (Quad Serial Peripheral Interface)"""
|
|
menuitem "RWDT" " per , ""RWDT (RCLK Watchdog Timer)"""
|
|
menuitem "TPU" " per , ""TPU (16-Bit Timer Pulse Unit)"""
|
|
popup "CMT"
|
|
(
|
|
menuitem "CMT 0" " per , ""CMT (Compare Match Timer),CMT 0"""
|
|
menuitem "CMT 1" " per , ""CMT (Compare Match Timer),CMT 1"""
|
|
)
|
|
popup "TMU"
|
|
(
|
|
menuitem "Timer 0" " per , ""TMU (Timer Unit),Timer 0"""
|
|
menuitem "Timer 1" " per , ""TMU (Timer Unit),Timer 1"""
|
|
menuitem "Timer 2" " per , ""TMU (Timer Unit),Timer 2"""
|
|
menuitem "Timer 3" " per , ""TMU (Timer Unit),Timer 3"""
|
|
)
|
|
popup "PWM Timer"
|
|
(
|
|
menuitem "Channel 0" " per , ""PWM Timer,Channel 0"""
|
|
menuitem "Channel 1" " per , ""PWM Timer,Channel 1"""
|
|
menuitem "Channel 2" " per , ""PWM Timer,Channel 2"""
|
|
menuitem "Channel 3" " per , ""PWM Timer,Channel 3"""
|
|
menuitem "Channel 4" " per , ""PWM Timer,Channel 4"""
|
|
)
|
|
menuitem "Gyro-ADC IF" " per , ""Gyro-ADC IF (A/D Converter Controller)"""
|
|
menuitem "THS/TSC" " per , ""THS/TSC (Thermal Sensor)"""
|
|
menuitem "SYSC" " per , ""SYSC (System Controller)"""
|
|
menuitem "CRC" " per , ""CRC (Cyclic Redundancy Check)"""
|
|
menuitem "RFSO" " per , ""RFSO (Failure Self-Detection Circuit)"""
|
|
menuitem "PC" " per , ""PC (Parity Control)"""
|
|
menuitem "PRR" " per , ""PRR (Product Register)"""
|
|
)
|
|
)
|