388 lines
16 KiB
Plaintext
388 lines
16 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: K80 Specific Menu
|
|
; @Props: Released
|
|
; @Author: BGI, JAS
|
|
; @Changelog: 2017-04-26 BGI
|
|
; 2019-07-01 JAS
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: Cortex-M4F
|
|
; @Chip: MK80FN256VDC15, MK80FN256VLL15,
|
|
; MK81FN256VDC15, MK81FN256VLL15, MK81FN256VDC15R,
|
|
; MK82FN256VDC15, MK82FN256VLL15
|
|
; @Copyright: (C) 1989-2019 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menk80.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4F),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4F),Nested Vectored Interrupt Controller"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M4F),Floating-point Unit"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "PORT;Pin Control and Interrupts"
|
|
(
|
|
menuitem "PORT_A" "per , ""PORT (Pin Control and Interrupts),PORT_A"""
|
|
menuitem "PORT_B" "per , ""PORT (Pin Control and Interrupts),PORT_B"""
|
|
menuitem "PORT_C" "per , ""PORT (Pin Control and Interrupts),PORT_C"""
|
|
menuitem "PORT_D" "per , ""PORT (Pin Control and Interrupts),PORT_D"""
|
|
menuitem "PORT_E" "per , ""PORT (Pin Control and Interrupts),PORT_E"""
|
|
)
|
|
menuitem "SIM;System Integration Module" "per , ""SIM (System Integration Module)"""
|
|
menuitem "EMVSIM;Euro/Mastercard/Visa/SIM Serial Interface Module" "per , ""EMVSIM (Euro/Mastercard/Visa/SIM Serial Interface Module)"""
|
|
menuitem "RCM;Reset Control Module" "per , ""RCM (Reset Control Module)"""
|
|
menuitem "SMC;System Mode Controller" "per , ""SMC (System Mode Controller)"""
|
|
menuitem "PMC;Power Management Controller" "per , ""PMC (Power Management Controller)"""
|
|
menuitem "LLWU;Low-Leakage Wake-up Unit" "per , ""LLWU (Low-Leakage Wake-up Unit)"""
|
|
menuitem "MCM;Miscellaneous Control Module" "per , ""MCM (Miscellaneous Control Module)"""
|
|
menuitem "AXBS;Crossbar Switch" "per , ""AXBS (Crossbar Switch)"""
|
|
popup "AIPS-Lite;Peripheral Bridge"
|
|
(
|
|
menuitem "AIPS_0" "per , ""AIPS-Lite (Peripheral Bridge),AIPS_0"""
|
|
menuitem "AIPS_1" "per , ""AIPS-Lite (Peripheral Bridge),AIPS_1"""
|
|
)
|
|
menuitem "MPU;Memory Protection Unit" "per , ""MPU (Memory Protection Unit)"""
|
|
menuitem "DMAMUX;Direct Memory Access Multiplexer" "per , ""DMAMUX (Direct Memory Access Multiplexer)"""
|
|
menuitem "eDMA;Enhanced Direct Memory Access" "per , ""eDMA (Enhanced Direct Memory Access)"""
|
|
menuitem "EWM;External Watchdog Monitor" "per , ""EWM (External Watchdog Monitor)"""
|
|
menuitem "WDOG;Watchdog Timer" "per , ""WDOG (Watchdog Timer)"""
|
|
menuitem "MCG;Multipurpose Clock Generator" "per , ""MCG (Multipurpose Clock Generator)"""
|
|
menuitem "OSC;Oscillator" "per , ""OSC (Oscillator)"""
|
|
menuitem "LMEM;Local Memory Controller" "per , ""LMEM (Local Memory Controller)"""
|
|
menuitem "FMC;Flash Memory Controller" "per , ""FMC (Flash Memory Controller)"""
|
|
menuitem "FTFE;Flash Memory Module" "per , ""FTFE (Flash Memory Module)"""
|
|
menuitem "SDRAM;Synchronous DRAM Controller Module" "per , ""SDRAM (Synchronous DRAM Controller Module)"""
|
|
popup "QuadSPI;Quad Serial Peripheral Interface"
|
|
(
|
|
menuitem "QuadSPI" "per , ""QuadSPI (Quad Serial Peripheral Interface)"""
|
|
menuitem "QuadSPI AHB RX Buffer" "per , ""QuadSPI (Quad Serial Peripheral Interface),QuadSPI AHB RX Buffer"""
|
|
)
|
|
if cpuis("MK82FN256VDC15")||cpuis("MK82FN256VLL15")
|
|
(
|
|
menuitem "OTFAD;On-the-Fly AES Decryption Module" "per , ""OTFAD (On-the-Fly AES Decryption Module)"""
|
|
)
|
|
menuitem "FlexBus;External Bus Interface" "per , ""FlexBus (External Bus Interface)"""
|
|
if !cpuis("MK81FN256VDC15")&&!cpuis("MK81FN256VLL15")&&!cpuis("MK81FN256VDC15R")
|
|
(
|
|
menuitem "CRC;Cyclic Redundancy Check" "per , ""CRC (Cyclic Redundancy Check)"""
|
|
menuitem "MMCAU;Memory-Mapped Cryptographic Acceleration Unit" "per , ""MMCAU (Memory-Mapped Cryptographic Acceleration Unit)"""
|
|
menuitem "SA-TRNG;Standalone True Random Number Generator" "per , ""SA-TRNG (Standalone True Random Number Generator)"""
|
|
)
|
|
if cpuis("MK82FN256VDC15")||cpuis("MK82FN256VLL15")
|
|
(
|
|
menuitem "LTC;LP Trusted Cryptography" "per , ""LTC (LP Trusted Cryptography)"""
|
|
)
|
|
menuitem "ADC;Analog-to-Digital Converter" "per , ""ADC (Analog-to-Digital Converter)"""
|
|
popup "CMP;Comparator"
|
|
(
|
|
menuitem "CMP_0" "per , ""CMP (Comparator),CMP_0"""
|
|
menuitem "CMP_1" "per , ""CMP (Comparator),CMP_1"""
|
|
)
|
|
menuitem "VREFV1;Voltage Reference" "per , ""VREFV1 (Voltage Reference)"""
|
|
menuitem "DAC;12-bit Digital-to-Analog Converter" "per , ""DAC (12-bit Digital-to-Analog Converter)"""
|
|
popup "FTM;FlexTimer Module"
|
|
(
|
|
menuitem "FTM_0" "per , ""FTM (FlexTimer Module),FTM_0"""
|
|
menuitem "FTM_1" "per , ""FTM (FlexTimer Module),FTM_1"""
|
|
menuitem "FTM_2" "per , ""FTM (FlexTimer Module),FTM_2"""
|
|
menuitem "FTM_3" "per , ""FTM (FlexTimer Module),FTM_3"""
|
|
)
|
|
popup "TPM;Timer/PWM Module"
|
|
(
|
|
menuitem "TPM_1" "per , ""TPM (Timer/PWM Module),TPM_1"""
|
|
menuitem "TPM_2" "per , ""TPM (Timer/PWM Module),TPM_2"""
|
|
)
|
|
popup "LPTMR;Low-Power Timer"
|
|
(
|
|
menuitem "LPTMR_0" "per , ""LPTMR (Low-Power Timer),LPTMR_0"""
|
|
menuitem "LPTMR_1" "per , ""LPTMR (Low-Power Timer),LPTMR_1"""
|
|
)
|
|
menuitem "CMT;Carrier Modulator Transmitter" "per , ""CMT (Carrier Modulator Transmitter)"""
|
|
menuitem "PDB;Programmable Delay Block" "per , ""PDB (Programmable Delay Block)"""
|
|
menuitem "PIT;Periodic Interrupt Timer" "per , ""PIT (Periodic Interrupt Timer)"""
|
|
menuitem "RTC;Real Time Clock" "per , ""RTC (Real Time Clock)"""
|
|
menuitem "USBOTG;Universal Serial Bus OTG Controller" "per , ""USBOTG (Universal Serial Bus OTG Controller)"""
|
|
menuitem "USBDCD;USB Device Charger Detection Module" "per , ""USBDCD (USB Device Charger Detection Module)"""
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI_0" "per , ""SPI (Serial Peripheral Interface),SPI_0"""
|
|
menuitem "SPI_1" "per , ""SPI (Serial Peripheral Interface),SPI_1"""
|
|
menuitem "SPI_2" "per , ""SPI (Serial Peripheral Interface),SPI_2"""
|
|
)
|
|
popup "I2C;Inter-Integrated Circuit"
|
|
(
|
|
menuitem "I2C_0" "per , ""I2C (Inter-Integrated Circuit),I2C_0"""
|
|
menuitem "I2C_1" "per , ""I2C (Inter-Integrated Circuit),I2C_1"""
|
|
menuitem "I2C_2" "per , ""I2C (Inter-Integrated Circuit),I2C_2"""
|
|
menuitem "I2C_3" "per , ""I2C (Inter-Integrated Circuit),I2C_3"""
|
|
)
|
|
popup "LPUART;Low Power Universal Asynchronous Receiver/Transmitter"
|
|
(
|
|
menuitem "LPUART_0" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART_0"""
|
|
menuitem "LPUART_1" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART_1"""
|
|
menuitem "LPUART_2" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART_2"""
|
|
menuitem "LPUART_3" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART_3"""
|
|
menuitem "LPUART_4" "per , ""LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART_4"""
|
|
)
|
|
menuitem "FlexIO" "per , ""FlexIO"""
|
|
menuitem "I2S/SAI;Integrated Interchip Sound/Synchronous Audio Interface" "per , ""I2S/SAI (Integrated Interchip Sound/Synchronous Audio Interface)"""
|
|
menuitem "SDHC;Secured Digital Host Controller" "per , ""SDHC (Secured Digital Host Controller)"""
|
|
menuitem "TSI;Touch Sensing Input" "per , ""TSI (Touch Sensing Input)"""
|
|
popup "GPIO;General-Purpose Input/Output"
|
|
(
|
|
menuitem "GPIO_A" "per , ""GPIO (General-Purpose Input/Output),GPIO_A"""
|
|
menuitem "GPIO_B" "per , ""GPIO (General-Purpose Input/Output),GPIO_B"""
|
|
menuitem "GPIO_C" "per , ""GPIO (General-Purpose Input/Output),GPIO_C"""
|
|
menuitem "GPIO_D" "per , ""GPIO (General-Purpose Input/Output),GPIO_D"""
|
|
menuitem "GPIO_E" "per , ""GPIO (General-Purpose Input/Output),GPIO_E"""
|
|
)
|
|
)
|
|
)
|