429 lines
14 KiB
Plaintext
429 lines
14 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: Kinetis K40 Specific Menu
|
|
; @Props: Released
|
|
; @Author: KAP, KRW, KAO, PBU, ZUO, SIK, BGI
|
|
; @Changelog: 2014-01-23 KRW
|
|
; 2014-10-23 KAO
|
|
; 2015-11-23 PBU
|
|
; 2018-01-10 SIK
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: Cortex-M4
|
|
; @Chip: MK40DN512VMD10, MK40DN512VLQ10, MK40DX256VMD10, MK40DX256VLQ10,
|
|
; MK40DX128VMD10, MK40DX128VLQ10, MK40DN512VLK10, MK40DN512VMB10,
|
|
; MK40DN512VMC10, MK40DN512VLL10, MK40DX64VLH7, MK40DX128VLH7,
|
|
; MK40DX256VLH7, MK40DX64VLK7, MK40DX128VLK7, MK40DX256VLK7,
|
|
; MK40DX128VLL7, MK40DX256VLL7, MK40DX64VMC7, MK40DX128VMC7,
|
|
; MK40DX256VMC7, MK40DN512ZVLQ10, MK40DN512ZVMD10, MK40DX128ZVLQ10,
|
|
; MK40DX256ZVLQ10, MK40DX256ZVMD10, MK40DN512ZVLL10
|
|
; @Copyright: (C) 1989-2018 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menk40.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4),Nested Vectored Interrupt Controller"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "Ports"
|
|
(
|
|
menuitem "PORTA" "per , ""PORT (Pin control and interrupts),PORTA"""
|
|
menuitem "PORTB" "per , ""PORT (Pin control and interrupts),PORTB"""
|
|
menuitem "PORTC" "per , ""PORT (Pin control and interrupts),PORTC"""
|
|
menuitem "PORTD" "per , ""PORT (Pin control and interrupts),PORTD"""
|
|
menuitem "PORTE" "per , ""PORT (Pin control and interrupts),PORTE"""
|
|
)
|
|
popup "System"
|
|
(
|
|
menuitem "SIM" "per , ""System Modules,SIM (System Integration Module)"""
|
|
if !cpuis("MK40*Z*10")
|
|
(
|
|
menuitem "RCM" "per , ""System Modules,RCM (Reset Control Module)"""
|
|
)
|
|
menuitem "SMC" "per , ""System Modules,SMC (System Mode Controller)"""
|
|
menuitem "PMC" "per , ""System Modules,PMC (Power Management Controller)"""
|
|
menuitem "LLWU" "per , ""System Modules,LLWU (Low-Leakage Wake-up Unit)"""
|
|
menuitem "MCM" "per , ""System Modules,MCM (Miscellaneous Control Module)"""
|
|
menuitem "AXBS" "per , ""System Modules,AXBS (Crossbar Switch)"""
|
|
if cpuis("MK40D*10")
|
|
(
|
|
menuitem "MPU" "per , ""System Modules,MPU (Memory Protection Unit)"""
|
|
)
|
|
popup "Peripheral Bridge"
|
|
(
|
|
menuitem "AIPS-Lite 0" "per , ""System Modules,Peripheral Bridge,AIPS-Lite 0"""
|
|
menuitem "AIPS-Lite 1" "per , ""System Modules,Peripheral Bridge,AIPS-Lite 1"""
|
|
)
|
|
menuitem "DMAMUX" "per , ""System Modules,DMAMUX (Direct Memory Access Multiplexer)"""
|
|
menuitem "eDMA" "per , ""System Modules,eDMA (Enhanced Direct Memory Access)"""
|
|
menuitem "EWM" "per , ""System Modules,EWM (External Watchdog Monitor)"""
|
|
menuitem "WDOG" "per , ""System Modules,WDOG (Watchdog Timer)"""
|
|
)
|
|
popup "Clock"
|
|
(
|
|
menuitem "MCG" "per , ""Clock Modules,MCG (Multipurpose Clock Generator)"""
|
|
menuitem "OSC" "per , ""Clock Modules,OSC (Oscillator)"""
|
|
)
|
|
popup "Memory"
|
|
(
|
|
menuitem "FMC" "per , ""Memories and Memory Interfaces,FMC (Flash Memory Controller)"""
|
|
menuitem "FTFE" "per , ""Memories and Memory Interfaces,FTFE (Flash Memory Module)"""
|
|
if cpuis("MK40DX*")
|
|
(
|
|
menuitem "FLEXBUS" "per , ""Memories and Memory Interfaces,FLEXBUS (External Bus Interface)"""
|
|
)
|
|
)
|
|
popup "Security"
|
|
(
|
|
menuitem "CRC" "per , ""Security and integrity modules,CRC (Cyclic redundancy check)"""
|
|
)
|
|
popup "Analog"
|
|
(
|
|
popup "ADC"
|
|
(
|
|
menuitem "ADC 0" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 0"""
|
|
menuitem "ADC 1" "per , ""Analog Modules,ADC (Analog-to-Digital Converter),ADC 1"""
|
|
)
|
|
popup "HSCMP"
|
|
(
|
|
menuitem "CMP 0" "per , ""Analog Modules,HSCMP (Comparator/6-bit DAC Converter),CMP 0"""
|
|
menuitem "CMP 1" "per , ""Analog Modules,HSCMP (Comparator/6-bit DAC Converter),CMP 1"""
|
|
menuitem "CMP 2" "per , ""Analog Modules,HSCMP (Comparator/6-bit DAC Converter),CMP 2"""
|
|
)
|
|
popup "DAC"
|
|
(
|
|
menuitem "DAC 0" "per , ""Analog Modules,DAC (12-bit Digital-to-Analog Converter),DAC 0"""
|
|
if cpuis("MK40D*VMC10")||cpuis("MK40D*VLQ10")||cpuis("MK40D*VMD10")||cpuis("MK40D*Z*10")&&!cpuis("MK40*ZVLL10")
|
|
(
|
|
menuitem "DAC 1" "per , ""Analog Modules,DAC (12-bit Digital-to-Analog Converter),DAC 1"""
|
|
)
|
|
)
|
|
menuitem "VREFV1" "per , ""Analog Modules,VREFV1 (Voltage Reference)"""
|
|
)
|
|
popup "Timers"
|
|
(
|
|
menuitem "PDB" "per , ""Timers,PDB (Programmable Delay Block)"""
|
|
popup "FTM"
|
|
(
|
|
menuitem "FTM 0" "per , ""Timers,FTM (FlexTimer),FTM 0"""
|
|
menuitem "FTM 1" "per , ""Timers,FTM (FlexTimer),FTM 1"""
|
|
menuitem "FTM 2" "per , ""Timers,FTM (FlexTimer),FTM 2"""
|
|
)
|
|
menuitem "PIT" "per , ""Timers,PIT (Periodic Interrupt Timer)"""
|
|
menuitem "LPT" "per , ""Timers,LPT (Low Power Timer)"""
|
|
menuitem "CMT" "per , ""Timers,CMT (Carrier Modulator Transmitter)"""
|
|
menuitem "RTC" "per , ""Timers,RTC (Real Time Clock)"""
|
|
)
|
|
popup "Communication"
|
|
(
|
|
menuitem "USBOTG" "per , ""Communication Interfaces,USBOTG (Universal Serial Bus OTG Controller)"""
|
|
menuitem "USBDCD" "per , ""Communication Interfaces,USBDCD (USB Device Charger Detection Module)"""
|
|
popup "CAN"
|
|
(
|
|
menuitem "CAN0" "per , ""Communication Interfaces,CAN (FlexCAN),CAN0"""
|
|
if cpuis("MK40D*10")&&!cpuis("MK40*VLK10")&&!cpuis("MK40D*VMB10")
|
|
(
|
|
menuitem "CAN1" "per , ""Communication Interfaces,CAN (FlexCAN),CAN1"""
|
|
)
|
|
)
|
|
popup "SPI"
|
|
(
|
|
menuitem "SPI0" "per , ""Communication Interfaces,SPI (Serial Peripheral Interface),SPI0"""
|
|
menuitem "SPI1" "per , ""Communication Interfaces,SPI (Serial Peripheral Interface),SPI1"""
|
|
if (!cpuis("MK40D*7")&&!cpuis("MK40*VLK10")&&!cpuis("MK40D*VMB10"))
|
|
(
|
|
menuitem "SPI2" "per , ""Communication Interfaces,SPI (Serial Peripheral Interface),SPI2"""
|
|
)
|
|
)
|
|
popup "I2C"
|
|
(
|
|
menuitem "I2C0" "per , ""Communication Interfaces,I2C (Inter-Integrated Circuit),I2C0"""
|
|
menuitem "I2C1" "per , ""Communication Interfaces,I2C (Inter-Integrated Circuit),I2C1"""
|
|
)
|
|
popup "UART"
|
|
(
|
|
menuitem "UART 0" "per , ""Communication Interfaces,UART (Universal asynchronous receiver/transmitter),UART 0"""
|
|
menuitem "UART 1" "per , ""Communication Interfaces,UART (Universal asynchronous receiver/transmitter),UART 1"""
|
|
menuitem "UART 2" "per , ""Communication Interfaces,UART (Universal asynchronous receiver/transmitter),UART 2"""
|
|
if !cpuis("MK40D*VLH7")
|
|
(
|
|
menuitem "UART 3" "per , ""Communication Interfaces,UART (Universal asynchronous receiver/transmitter),UART 3"""
|
|
if !cpuis("MK40*VLK*")&&!cpuis("MK40D*VMB10")
|
|
(
|
|
menuitem "UART 4" "per , ""Communication Interfaces,UART (Universal asynchronous receiver/transmitter),UART 4"""
|
|
if !cpuis("MK40*VLL*")&&!cpuis("MK40D*VMC7")
|
|
(
|
|
menuitem "UART 5" "per , ""Communication Interfaces,UART (Universal asynchronous receiver/transmitter),UART 5"""
|
|
)
|
|
)
|
|
)
|
|
)
|
|
if cpuis("MK40D*10")
|
|
(
|
|
menuitem "SDHC" "per , ""Communication Interfaces,SDHC (Secured digital host controller)"""
|
|
)
|
|
menuitem "I2S/SAI" "per , ""Communication Interfaces,I2S/SAI"""
|
|
)
|
|
popup "Human-Machine Interfaces"
|
|
(
|
|
popup "GPIO"
|
|
(
|
|
menuitem "GPIO_A" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO_A"""
|
|
menuitem "GPIO_B" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO_B"""
|
|
menuitem "GPIO_C" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO_C"""
|
|
menuitem "GPIO_D" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO_D"""
|
|
menuitem "GPIO_E" "per , ""Human-Machine Interfaces,GPIO (GPIO Controller),GPIO_E"""
|
|
)
|
|
menuitem "TSI" "per , ""Human-Machine Interfaces,TSI (Touch sense input)"""
|
|
menuitem "SLCD" "per , ""Human-Machine Interfaces,SLCD (LCD Controller)"""
|
|
)
|
|
)
|
|
)
|