157 lines
6.4 KiB
Plaintext
157 lines
6.4 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: ARM ITM control registers
|
|
; @Props:
|
|
; @Author: -
|
|
; @Changelog:
|
|
; @Manufacturer:
|
|
; @Keywords: ITM Instrumentation Trace Macrocell
|
|
; @Description: -
|
|
; @Doc:
|
|
; @Core:
|
|
; @Chip:
|
|
; @Copyright: (C) 1989-2014 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: peritm.per 13711 2021-09-27 09:59:23Z skrausse $
|
|
|
|
config 16. 8.
|
|
width 14. 7.
|
|
base e:itmbase(0)
|
|
tree "Stimulus"
|
|
repeat 32. (increment 0. 1.) (increment 0. 4.)
|
|
group $2++0x03
|
|
line.long 0x00 "ITMSTIM$1,ITM Stimulus Register $1"
|
|
rbitfld.long 0x00 0. " FIFOREADY " "no,yes"
|
|
repeat.end
|
|
tree.end
|
|
tree "Control"
|
|
group 0xe00++0x03
|
|
line.long 0x00 "ITMTRACEEN,ITM Trace Enable Register"
|
|
bitfld.long 0x00 31. " 31 " "no,yes"
|
|
bitfld.long 0x00 30. " 30 " "no,yes"
|
|
bitfld.long 0x00 29. " 29 " "no,yes"
|
|
bitfld.long 0x00 28. " 28 " "no,yes"
|
|
bitfld.long 0x00 27. " 27 " "no,yes"
|
|
bitfld.long 0x00 26. " 26 " "no,yes"
|
|
bitfld.long 0x00 25. " 25 " "no,yes"
|
|
bitfld.long 0x00 24. " 24 " "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 23. " 23 " "no,yes"
|
|
bitfld.long 0x00 22. " 22 " "no,yes"
|
|
bitfld.long 0x00 21. " 21 " "no,yes"
|
|
bitfld.long 0x00 20. " 20 " "no,yes"
|
|
bitfld.long 0x00 19. " 19 " "no,yes"
|
|
bitfld.long 0x00 18. " 18 " "no,yes"
|
|
bitfld.long 0x00 17. " 17 " "no,yes"
|
|
bitfld.long 0x00 16. " 16 " "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 15. " 15 " "no,yes"
|
|
bitfld.long 0x00 14. " 14 " "no,yes"
|
|
bitfld.long 0x00 13. " 13 " "no,yes"
|
|
bitfld.long 0x00 12. " 12 " "no,yes"
|
|
bitfld.long 0x00 11. " 11 " "no,yes"
|
|
bitfld.long 0x00 10. " 10 " "no,yes"
|
|
bitfld.long 0x00 09. " 09 " "no,yes"
|
|
bitfld.long 0x00 08. " 08 " "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 07. " 07 " "no,yes"
|
|
bitfld.long 0x00 06. " 06 " "no,yes"
|
|
bitfld.long 0x00 05. " 05 " "no,yes"
|
|
bitfld.long 0x00 04. " 04 " "no,yes"
|
|
bitfld.long 0x00 03. " 03 " "no,yes"
|
|
bitfld.long 0x00 02. " 02 " "no,yes"
|
|
bitfld.long 0x00 01. " 01 " "no,yes"
|
|
bitfld.long 0x00 00. " 00 " "no,yes"
|
|
group 0xe20++0x03
|
|
line.long 0x00 "ITMTRIGGER,ITM Trigger Register"
|
|
bitfld.long 0x00 31. " 31 " "no,yes"
|
|
bitfld.long 0x00 30. " 30 " "no,yes"
|
|
bitfld.long 0x00 29. " 29 " "no,yes"
|
|
bitfld.long 0x00 28. " 28 " "no,yes"
|
|
bitfld.long 0x00 27. " 27 " "no,yes"
|
|
bitfld.long 0x00 26. " 26 " "no,yes"
|
|
bitfld.long 0x00 25. " 25 " "no,yes"
|
|
bitfld.long 0x00 24. " 24 " "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 23. " 23 " "no,yes"
|
|
bitfld.long 0x00 22. " 22 " "no,yes"
|
|
bitfld.long 0x00 21. " 21 " "no,yes"
|
|
bitfld.long 0x00 20. " 20 " "no,yes"
|
|
bitfld.long 0x00 19. " 19 " "no,yes"
|
|
bitfld.long 0x00 18. " 18 " "no,yes"
|
|
bitfld.long 0x00 17. " 17 " "no,yes"
|
|
bitfld.long 0x00 16. " 16 " "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 15. " 15 " "no,yes"
|
|
bitfld.long 0x00 14. " 14 " "no,yes"
|
|
bitfld.long 0x00 13. " 13 " "no,yes"
|
|
bitfld.long 0x00 12. " 12 " "no,yes"
|
|
bitfld.long 0x00 11. " 11 " "no,yes"
|
|
bitfld.long 0x00 10. " 10 " "no,yes"
|
|
bitfld.long 0x00 09. " 09 " "no,yes"
|
|
bitfld.long 0x00 08. " 08 " "no,yes"
|
|
textline " "
|
|
bitfld.long 0x00 07. " 07 " "no,yes"
|
|
bitfld.long 0x00 06. " 06 " "no,yes"
|
|
bitfld.long 0x00 05. " 05 " "no,yes"
|
|
bitfld.long 0x00 04. " 04 " "no,yes"
|
|
bitfld.long 0x00 03. " 03 " "no,yes"
|
|
bitfld.long 0x00 02. " 02 " "no,yes"
|
|
bitfld.long 0x00 01. " 01 " "no,yes"
|
|
bitfld.long 0x00 00. " 00 " "no,yes"
|
|
textline ""
|
|
group 0xe40++0x03
|
|
line.long 0x00 "ITMTRACEPRIV,ITM Trace Privilege Register"
|
|
bitfld.long 0x00 3. " 31:24 ,Stimulus Ports [31:24]" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " 23:16 ,Stimulus Ports [23:16]" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " 15:08 ,Stimulus Ports [15:8]" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " 07:00 ,Stimulus Ports [7:0]" "Disabled,Enabled"
|
|
textline ""
|
|
group 0xe80++0x03
|
|
line.long 0x00 "ITMCON,ITM Control Register"
|
|
hexmask.long.byte 0x00 16.--22. 1. " ATBID ,ATB ID for CoreSight System"
|
|
bitfld.long 0x00 10.--11. " GTSFREQ ,Global timestamp frequency" "Disabled,1/128,1/8192,All"
|
|
bitfld.long 0x00 8.--9. " TSPRESCALE ,Timestamp Prescaler" "Disabled,Div by 4,Div by 16,Div by 64"
|
|
bitfld.long 0x00 4. " SWVOEN ,Serial Wire Viewer Enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 3. " DWTEN ,Enable the DWT Stimulus" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " SYNCEN ,Enable Sync Packets for TPIU" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " TSENA ,Enable Differential Timestamps" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " ITMEN ,Enable ITM" "Disabled,Enabled"
|
|
textline ""
|
|
group 0xe90++0x03
|
|
line.long 0x00 "ITMSYNC,ITM Sync Period Register"
|
|
tree.end
|
|
tree "Integration Test"
|
|
wgroup 0xef8++0x03
|
|
line.long 0x00 "ITMINTEWRITE,ITM Integration Write Register"
|
|
bitfld.long 0x00 0. " ATVALIDM ,Integration Mode" "Cleared,Set"
|
|
rgroup 0xefc++0x03
|
|
line.long 0x00 "ITMINTEREAD,ITM Integration Read Register"
|
|
bitfld.long 0x00 0. " ATREADYM ,Value on ATREADYM" "Cleared,Set"
|
|
group 0xf00++0x03
|
|
line.long 0x00 "INTMODECON,ITM Integration Mode Control Register"
|
|
bitfld.long 0x00 0. " INTEGRATION ,INTEGRATION" "Normal,Integration Write Register"
|
|
wgroup 0xfb0++0x03
|
|
line.long 0x00 "LOCKACCESS,ITM Lock Access Register"
|
|
hexmask.long 0x00 0.--31. 1. " LOCKACCESS ,Lock Access"
|
|
rgroup 0x1b4++0x03
|
|
line.long 0x00 "LOCKSTATUS,ITM Lock Status Register"
|
|
bitfld.long 0x00 2. " BYTEACC , 8-bit Lock Accesses" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " ACCESS ,Write Access to Component is Blocked" "Not blocked,Blocked"
|
|
bitfld.long 0x00 0. " PRESENT ,Lock Mechanism Exists for this Component" "Not exists,Exists"
|
|
rgroup 0xfd0--0xfff
|
|
line.long 0x00 "PERIPHID4,Peripheral Identification Register 4"
|
|
line.long 0x04 "PERIPHID5,Peripheral Identification Register 5"
|
|
line.long 0x08 "PERIPHID6,Peripheral Identification Register 6"
|
|
line.long 0x0c "PERIPHID7,Peripheral Identification Register 7"
|
|
line.long 0x10 "PERIPHID0,Peripheral Identification Register Bits 7:0"
|
|
line.long 0x14 "PERIPHID1,Peripheral Identification Register Bits 15:8"
|
|
line.long 0x18 "PERIPHID2,Peripheral Identification Register Bits 23:16"
|
|
line.long 0x1c "PERIPHID3,Peripheral Identification Register Bits 31:24"
|
|
line.long 0x20 "PCELLID0,Component Identification Register Bits 7:0"
|
|
line.long 0x24 "PCELLID1,Component Identification Register Bits 15:8"
|
|
line.long 0x28 "PCELLID2,Component Identification Register Bits 23:16"
|
|
line.long 0x2c "PCELLID3,Component Identification Register Bits 31:24"
|
|
tree.end
|
|
textline ""
|