1089 lines
69 KiB
Plaintext
1089 lines
69 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: A1176 On-Chip Peripherals
|
|
; @Props: Released
|
|
; @Author: GAC
|
|
; @Changelog: 2006-10-20 GAC
|
|
; @Manufacturer: ARM - ARM Ltd.
|
|
; @Doc: ARM1176JZF-S_TechnicalReferenceManual_RevB.pdf
|
|
; ARM1176JZ-S_TechnicalReferenceManual_RevB.pdf
|
|
; @Core: ARM11
|
|
; @Copyright: (C) 1989-2017 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: pera1176.per 16305 2023-06-28 11:47:37Z pegold $
|
|
|
|
config 16. 8.
|
|
width 8.
|
|
ASSERT VERSION.BUILD.BASE()>=80109.
|
|
|
|
sif PER.isNOTIFICATION()
|
|
base AVM:0x00000000
|
|
wgroup AVM:0x00++0
|
|
textline " Peripheral File Notification - "
|
|
button "show missing files" "DIALOG.MESSAGE ""Please check your installation for the possibly missing files:""+CONV.CHAR(0xa)+PER.NOTIFICATION.MISSINGFILES()"
|
|
textline " ---------------------------------------------------------------"
|
|
textline " The peripheral file for this SoC cannot be displayed. "
|
|
textline " Possible reasons are: "
|
|
textline " - it is missing in the local installation or under development "
|
|
textline " - it is confidential "
|
|
textline " "
|
|
textline " As fallback only the core registers are shown. "
|
|
textline " Please check www.lauterbach.com/scripts.html "
|
|
textline " or contact support@lauterbach.com . "
|
|
textline " "
|
|
endif
|
|
width 0x9
|
|
; --------------------------------------------------------------------------------
|
|
; Identification registers
|
|
; --------------------------------------------------------------------------------
|
|
tree "ID Registers"
|
|
rgroup c15:0x0--0x0
|
|
line.long 0x0 "MIDR,Main ID Register"
|
|
hexmask.long.byte 0x0 24.--31. 0x1 " IMPL ,Implementer code"
|
|
bitfld.long 0x0 20.--23. " VAR ,Variant" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x0 16.--19. " ARCH , Architecture" "Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,Pre-ARMv7,ARMv7"
|
|
textline " "
|
|
hexmask.long.word 0x0 4.--15. 0x1 " PART ,Primary Part Number"
|
|
bitfld.long 0x0 0.--3. " REV ,Revision Number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
rgroup c15:0x0100--0x0100
|
|
line.long 0x00 "CTYPE,CTR,Cache Type Register"
|
|
hexmask.long.byte 0x00 25.--28. 1. " Ctype ,Cache Type"
|
|
bitfld.long 0x00 24. " S ,S bit" "Not separated,Separated"
|
|
bitfld.long 0x00 23. " P ,P bit" "Not restricted,Restricted"
|
|
textline " "
|
|
bitfld.long 0x00 18.--21. " Size ,Size" "0.5 KB,1 KB,2 KB,4 KB,8 KB,16 KB,32 KB,64 KB,128 KB,?..."
|
|
bitfld.long 0x00 15.--17. " Assoc ,Associativity" "Reserved,Reserved,4-way,?..."
|
|
bitfld.long 0x00 14. " M ,M bit" "Data/Instruction,No effect"
|
|
textline " "
|
|
bitfld.long 0x00 12.--13. " Len ,Cache line length" "Reserved,Reserved,8 words,?..."
|
|
bitfld.long 0x00 11. " P ,P bit" "Not restricted,Restricted"
|
|
bitfld.long 0x00 06.--09. " Size ,Size" "0.5 KB,1 KB,2 KB,4 KB,8 KB,16 KB,32 KB,64 KB,128 KB,?..."
|
|
textline " "
|
|
bitfld.long 0x00 03.--05. " Assoc ,Associativity" "Reserved,Reserved,4-way,?..."
|
|
bitfld.long 0x00 02. " M ,M bit" "Low,High"
|
|
bitfld.long 0x00 00.--01. " Len ,Cache line length" "Reserved,Reserved,8 words,?..."
|
|
width 0x9
|
|
rgroup c15:0x0010--0x0010
|
|
line.long 0x00 "PROCF0,Processor Feature 0 Register"
|
|
hexmask.long.byte 0x00 12.--15. 1. " State3 ,Thumb-2 Execution Environment Support"
|
|
hexmask.long.byte 0x00 08.--11. 1. " State2 ,Java Extension Interface Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 04.--07. 1. " State1 ,Thumb Encoding Type"
|
|
hexmask.long.byte 0x00 00.--03. 1. " State0 ,32-bit ARM Instruction Set Support"
|
|
rgroup c15:0x0110--0x0110
|
|
line.long 0x00 "PROCF1,Processor Feature 1 Register"
|
|
hexmask.long.byte 0x00 08.--11. 1. " MICROPROGMOD ,The ARM Microcontroller Programmer's Model Support"
|
|
hexmask.long.byte 0x00 04.--07. 1. " SECEXTARCH ,Security Extensions Architecture v1 Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 00.--03. 1. " PROGMODEL ,Standard ARMv4 Programmer's Model Support"
|
|
rgroup c15:0x0210--0x0210
|
|
line.long 0x00 "DEBUGF0,Debug Feature 0 Register"
|
|
hexmask.long.byte 0x00 20.--23. 1. " MEMMAPMICRO ,Memory-Mapped Microcontroller Debug Model Type"
|
|
hexmask.long.byte 0x00 16.--19. 1. " MEMMAPTRACE ,Memory-Mapped Trace Debug Model Type"
|
|
textline " "
|
|
hexmask.long.byte 0x00 12.--15. 1. " COPRBASEDTRACE ,Coprocessor-Based Trace Debug Model Type"
|
|
hexmask.long.byte 0x00 08.--11. 1. " EMBPROCDEBUG ,Embedded Processor Debug Model Type"
|
|
textline " "
|
|
hexmask.long.byte 0x00 04.--07. 1. " SECDEBUG ,Secure Debug Model Type"
|
|
hexmask.long.byte 0x00 00.--03. 1. " APPPROCDEBUG ,Applications Processor Debug Model Type"
|
|
rgroup c15:0x0310--0x0310
|
|
line.long 0x00 "AUXF0,Auxiliary Feature 0 Register"
|
|
rgroup c15:0x0410--0x0410
|
|
line.long 0x00 "MMF0,Memory Model Feature 0 Register"
|
|
hexmask.long.byte 0x00 24.--27. 1. " FCSE ,FCSE Support"
|
|
hexmask.long.byte 0x00 20.--23. 1. " AUXCR ,ARMv6 Auxiliary Control Register Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 16.--19. 1. " TCM/DMA ,TCM and Associated DMA Support"
|
|
hexmask.long.byte 0x00 12.--15. 1. " CACHECOHWDMA ,Cache Coherency With DMA Agent/Shared Memory Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 08.--11. 1. " CACHECOHWCPU ,Cache Coherency With CPU Agent/Shared Memory Support"
|
|
hexmask.long.byte 0x00 04.--07. 1. " PROTMEMSYSARCH ,Protected Memory System Architecture PMSA Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 00.--03. 1. " VIRTMEMSYSARCH ,Virtual Memory System Architecture Support"
|
|
rgroup c15:0x0510--0x0510
|
|
line.long 0x00 "MMF1,Memory Model Feature 1 Register"
|
|
hexmask.long.byte 0x00 28.--31. 1. " BRANCHTARGBUFF ,Branch Target Buffer Support"
|
|
hexmask.long.byte 0x00 24.--27. 1. " TESTCLEAN ,Test and Clean Operations on Data Cache Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 20.--23. 1. " L1CACHEALL_UNIFIED ,Level One Cache Support"
|
|
hexmask.long.byte 0x00 16.--19. 1. " L1CACHEALL_HARVARD ,Level One Cache Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 12.--15. 1. " L1CACHELINE_SET/WAY_UNIFIED ,Level One Cache Line Maintenance Operations by Set/Way Support"
|
|
hexmask.long.byte 0x00 08.--11. 1. " L1CACHELINE_SET/WAY_HARVARD ,Level One Cache Line Maintenance Operations by Set/Way Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 04.--07. 1. " L1CACHELINE_MVA_UNIFIED ,Level One Cache Line Maintenance Operations by MVA Support"
|
|
hexmask.long.byte 0x00 00.--03. 1. " L1CACHELINE_MVA_HARVARD ,Level One Cache Line Maintenance Operations by MVA Support"
|
|
rgroup c15:0x0610--0x0610
|
|
line.long 0x00 "MMF2,Memory Model Feature 2 Register"
|
|
hexmask.long.byte 0x00 28.--31. 1. " HARDWAREACCESSFLAG ,Hardware Access Flag Support"
|
|
hexmask.long.byte 0x00 24.--27. 1. " WAITINTSTALL ,Wait for Interrupt Stalling Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 20.--23. 1. " MEMBARRIER ,Memory Barrier Operations Support"
|
|
hexmask.long.byte 0x00 16.--19. 1. " TLB_UNIFIED ,TLB Maintenance Operations Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 12.--15. 1. " TLB_HARVARD ,TLB Maintenance Operations Support"
|
|
hexmask.long.byte 0x00 08.--11. 1. " CACHERANGE ,Cache Maintenance Range Operations Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 04.--07. 1. " BACKGROUNDPREFCACHERANGE ,Background Prefetch Cache Range Operations Support"
|
|
hexmask.long.byte 0x00 00.--03. 1. " FOREGROUNDPREFCACHERANGE ,Foreground Prefetch Cache Range Operations Support"
|
|
rgroup c15:0x0710--0x0710
|
|
line.long 0x00 "MMF3,Memory Model Feature 3 Register"
|
|
hexmask.long.byte 0x00 04.--07. 1. " HIERARCHICALCACHE_MVA ,Hierarchical Cache Maintenance by MVA Support"
|
|
hexmask.long.byte 0x00 00.--03. 1. " HIERARCHICALCACHE_SET/WAY ,Hierarchical Cache Maintenance by Set/Way Support"
|
|
rgroup c15:0x0020--0x0020
|
|
line.long 0x00 "ISFA0,Instruction Set Feature Attribute 0 Register"
|
|
hexmask.long.byte 0x00 24.--27. 1. " DIV_instrs ,Divide Instructions Support"
|
|
hexmask.long.byte 0x00 20.--23. 1. " DEBUG_instrs ,Debug Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 16.--19. 1. " COPROCESSOR_instrs ,Coprocessor Instructions Support"
|
|
hexmask.long.byte 0x00 12.--15. 1. " COMBINEDCOMPARE/BRANCH_instrs ,Combined Compare and Branch Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 08.--11. 1. " BITFIELD_instrs ,Bitfield Instructions Support"
|
|
hexmask.long.byte 0x00 04.--07. 1. " BITCOUNTING_instrs ,Bit Counting Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 00.--03. 1. " ATOMICLOADSTORE_instrs ,Atomic Load and Store Instructions Support"
|
|
rgroup c15:0x0120--0x0120
|
|
line.long 0x00 "ISFA1,Instruction Set Feature Attribute 1 Register"
|
|
hexmask.long.byte 0x00 28.--31. 1. " JAZELLE_instrs ,Jazelle Instructions Support"
|
|
hexmask.long.byte 0x00 24.--27. 1. " INTERWORKING_instrs ,Interworking Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 20.--23. 1. " IMMEDIATE_instrs ,Immediate Instructions Support"
|
|
hexmask.long.byte 0x00 16.--19. 1. " FORIFTHEN_instrs ,If Then Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 12.--15. 1. " SIGN/ZEROEXT_instrs ,Sign or Zero Extend Instructions Support"
|
|
hexmask.long.byte 0x00 08.--11. 1. " EXCEPTION2_instrs ,Exception 2 Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 04.--07. 1. " EXCEPTION1_instrs ,Exception 1 Instructions Support"
|
|
hexmask.long.byte 0x00 00.--03. 1. " ENDIANNESCONTROL_instrs ,Endianness Control Instructions Support"
|
|
rgroup c15:0x0220--0x0220
|
|
line.long 0x00 "ISFA2,Instruction Set Feature Attribute 2 Register"
|
|
hexmask.long.byte 0x00 28.--31. 1. " REVERSAL_instrs ,Reversal instructions Support"
|
|
hexmask.long.byte 0x00 24.--27. 1. " PSR_instrs ,PSR Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 20.--23. 1. " ADVANCEDUNSIGNEDMUL_instrs ,Advanced Unsigned Multiply Instructions Support"
|
|
hexmask.long.byte 0x00 16.--19. 1. " ADVANCEDSIGNEDMUL_instrs ,Advanced Signed Multiply Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 12.--15. 1. " MUL_instrs ,Multiply Instructions Support"
|
|
hexmask.long.byte 0x00 08.--11. 1. " MULTIACCESSINT_instrs ,Multi-Access Interruptible Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 04.--07. 1. " MEMHINT_instrs ,Memory Hint Instructions Support"
|
|
hexmask.long.byte 0x00 00.--03. 1. " LOADSTORE_instrs ,Load and Store Instructions Support"
|
|
rgroup c15:0x0320--0x0320
|
|
line.long 0x00 "ISFA3,Instruction Set Feature Attribute 3 Register"
|
|
hexmask.long.byte 0x00 28.--31. 1. " THUMB-2EXT_instrs ,Thumb-2 Extensions Support"
|
|
hexmask.long.byte 0x00 24.--27. 1. " TRUENOP_instrs ,True NOP Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 20.--23. 1. " THUMBCOPY_instrs ,Thumb Copy Instructions Support"
|
|
hexmask.long.byte 0x00 16.--19. 1. " TABLEBRANCH_instrs ,Table Branch Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 12.--15. 1. " SYNCHROPRIMITIVE_instrs ,Synchronization Primitive Instructions Support"
|
|
hexmask.long.byte 0x00 08.--11. 1. " SWI_instrs ,SWI Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 04.--07. 1. " SIMD_instrs ,Single Instruction Multiple Data Support"
|
|
hexmask.long.byte 0x00 00.--03. 1. " SATURATE_instrs ,Saturate Instructions Support"
|
|
rgroup c15:0x0420--0x0420
|
|
line.long 0x00 "ISFA4,Instruction Set Feature Attribute 4 Register"
|
|
hexmask.long.byte 0x00 20.--23. 1. " PRIM_instrs ,Fractional support for synchronization primitive instructions"
|
|
hexmask.long.byte 0x00 16.--19. 1. " BARRIER_instrs ,Barrier instructions support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 12.--15. 1. " SMC_instrs ,SMC Instructions Support"
|
|
hexmask.long.byte 0x00 08.--11. 1. " WRITEBACK_instrs ,Writeback Instructions Support"
|
|
textline " "
|
|
hexmask.long.byte 0x00 04.--07. 1. " WITHSHIFT_instrs ,With Shift Instructions Support"
|
|
hexmask.long.byte 0x00 00.--03. 1. " UNPRIVILEGED_instrs ,Unprivileged Instructions Support"
|
|
rgroup c15:0x0520--0x0520
|
|
line.long 0x00 "ISFA5,Instruction Set Feature Attribute 5 Register"
|
|
tree.end
|
|
width 8.
|
|
tree "System Control and Configuration"
|
|
group c15:0x0001--0x0001
|
|
line.long 0x0 "CR,Control Register"
|
|
bitfld.long 0x0 29. " AFE ,Access Flag Enable" "Disable,Enable"
|
|
bitfld.long 0x0 28. " TRE ,TEX Remap Enable" "Disable,Enable"
|
|
bitfld.long 0x0 25. " EE ,Exception Endianess" "Little ,Big"
|
|
bitfld.long 0x0 24. " VE ,Vector Enable" "Fixed,VIC"
|
|
textline " "
|
|
bitfld.long 0x0 23. " XP ,Extended pagetable configuration" "Subpages,ARMv6"
|
|
bitfld.long 0x0 22. " U ,Unaligned Data Access Operations" "Disable,Enable"
|
|
bitfld.long 0x0 21. " FI ,Fast Interrupts" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x00 18. " IT ,Global Enable for Instruction TCM" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " DT ,Global enable for data TCM" "Disabled,Enabled"
|
|
bitfld.long 0x0 15. " L4 ,Compatible to Software Version 4" "No,Yes"
|
|
bitfld.long 0x0 14. " RR ,Round Robin Replacement" "Random,Round robin"
|
|
bitfld.long 0x0 13. " V ,Base Location of Exception Vectors" "0x00000000,0xFFFF0000"
|
|
textline " "
|
|
bitfld.long 0x0 12. " I ,Level one Instruction Cache" "Disable,Enable"
|
|
bitfld.long 0x0 11. " Z ,Program flow prediction" "Disable,Enable"
|
|
bitfld.long 0x0 0x9 " R ,ROM Protection" "Disable,Enable"
|
|
bitfld.long 0x0 0x8 " S ,System Protection" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x0 0x7 " B ,Endianism" "Little,Big"
|
|
bitfld.long 0x0 0x2 " C ,Data Cache" "Disable,Enable"
|
|
bitfld.long 0x0 0x1 " A ,Alignment Fault Check" "Disable,Enable"
|
|
bitfld.long 0x0 0x0 " M ,MMU" "Disable,Enable"
|
|
group c15:0x0101--0x0101
|
|
line.long 0x00 "ACR,Auxiliary Control Register"
|
|
bitfld.long 0x00 31. " FIO ,Additional Level of Control for Low Interrupt Latency Configuration" "Normal,Low-Lat"
|
|
bitfld.long 0x00 30. " FSD ,Additional Level of Control for Speculative Operations" "Enable,Disable"
|
|
bitfld.long 0x00 29. " BFD ,Branch Folding Disable" "Enable,Disable"
|
|
bitfld.long 0x00 28. " PHD ,Instruction Prefetch Halting on Unconditional Disable" "Enable,Disable"
|
|
textline " "
|
|
bitfld.long 0x00 06. " CZ ,Restriction of Cache Size to 16KB Control" "Normal,Limited"
|
|
bitfld.long 0x00 05. " RV ,Block Transfer Cache Operations Disable" "Enable,Disable"
|
|
bitfld.long 0x00 04. " RA ,Clean Entire Data Cache Disable" "Enable,Disable"
|
|
bitfld.long 0x00 03. " TR ,MicroTLB Random Replacement Enable" "Round robin,Random"
|
|
textline " "
|
|
bitfld.long 0x00 02. " SB ,Static branch prediction enable" "Disable,Enable"
|
|
bitfld.long 0x00 01. " DB ,Dynamic branch prediction enable" "Disable,Enable"
|
|
bitfld.long 0x00 00. " RS ,Return stack enable" "Disable,Enable"
|
|
group c15:0x201--0x201
|
|
line.long 0x0 "CPACR,Coprocessor Access Control Register"
|
|
bitfld.long 0x0 26.--27. " CP13 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 24.--25. " CP12 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 22.--23. " CP11 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 20.--21. " CP10 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 18.--19. " CP9 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 16.--17. " CP8 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 14.--15. " CP7 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 12.--13. " CP6 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 10.--11. " CP5 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 8.--9. " CP4 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 6.--7. " CP3 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 4.--5. " CP2 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
bitfld.long 0x0 2.--3. " CP1 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
bitfld.long 0x0 0.--1. " CP0 ,Coprocesor access control" "Denied,Privileged,Reserved,Full"
|
|
textline " "
|
|
group c15:0x0011--0x0011
|
|
line.long 0x0 "SCR,Secure Configuration Register"
|
|
bitfld.long 0x00 5. " AW ,Controls whether the Non-secure world can modify the A-bit in the CPSR" "Not allowed,Allowed"
|
|
bitfld.long 0x00 4. " FW ,FW-bit controls whether the Non-secure world can modify the F-bit in the CPSR" "Not allowed,Allowed"
|
|
textline " "
|
|
bitfld.long 0x00 3. " EA ,External Abort exceptions handled in Abort mode or Monitor mode" "Abort,Monitor"
|
|
bitfld.long 0x00 2. " FIQ ,FIQ exceptions handled in Abort mode or Monitor mode" "FIQ,Monitor"
|
|
textline " "
|
|
bitfld.long 0x00 1. " IRQ ,IRQ exceptions handled in Abort mode or Monitor mode" "IRQ,Monitor"
|
|
bitfld.long 0x00 0. " NS ,Secure mode " "Secure,Non-secure"
|
|
group c15:0x111--0x111
|
|
line.long 0x0 "SDE,Secure Debug Enable register"
|
|
bitfld.long 0x00 1. " SUNIDEN ,Non-Invasive Secure User Debug Enable bit" "Denied,Permitted"
|
|
bitfld.long 0x00 0. " SUIDEN ,Invasive Secure User Debug Enable bit" "Denied,Permitted"
|
|
group c15:0x0211++0x00
|
|
line.long 0x00 "NACR,Nonsecure Access Control Register"
|
|
bitfld.long 0x00 18. " DMA ,The DMA Channels and Registers for the Secure World Reserve" "Denied,Permitted"
|
|
bitfld.long 0x00 17. " TL ,Lockable Page Table Entries Allocation in Nonsecure World" "Denied,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 16. " CL ,Lockdown Entries Allocation Within the L2 Cache in Nonsecure World" "Denied,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 13. " CP13 ,Coprocessor 13 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
bitfld.long 0x00 12. " CP12 ,Coprocessor 12 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 11. " CP11 ,Coprocessor 11 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
bitfld.long 0x00 10. " CP10 ,Coprocessor 10 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 9. " CP9 ,Coprocessor 9 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
bitfld.long 0x00 8. " CP8 ,Coprocessor 8 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 7. " CP7 ,Coprocessor 7 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
bitfld.long 0x00 6. " CP6 ,Coprocessor 6 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 5. " CP5 ,Coprocessor 5 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
bitfld.long 0x00 4. " CP4 ,Coprocessor 4 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 3. " CP3 ,Coprocessor 3 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
bitfld.long 0x00 2. " CP2 ,Coprocessor 2 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
textline " "
|
|
bitfld.long 0x00 1. " CP1 ,Coprocessor 1 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
bitfld.long 0x00 0. " CP0 ,Coprocessor 0 in the Nonsecure World Access Permission" "Denied,Permitted"
|
|
textline " "
|
|
group c15:0x000c++0x00
|
|
line.long 0x00 "SNVBAR,Secure or Nonsecure Vector Base Address Register"
|
|
hexmask.long 0x00 5.--31. 0x20 " VBA ,Base Address"
|
|
group c15:0x10c--0x10c
|
|
line.long 0x0 "MVBAR,Monitor Vector Base Address Register"
|
|
hexmask.long.long 0x00 5.--31. 1. " MVBA , Monitor Vector Base Address"
|
|
tree.end
|
|
tree "MMU Control and Configuration"
|
|
width 8.
|
|
group c15:0x1--0x1
|
|
line.long 0x0 "CR,Control Register"
|
|
bitfld.long 0x0 29. " AFE ,Access Flag Enable" "Disable,Enable"
|
|
bitfld.long 0x0 28. " TRE ,TEX Remap Enable" "Disable,Enable"
|
|
bitfld.long 0x0 25. " EE ,Exception Endianess" "Little ,Big"
|
|
bitfld.long 0x0 24. " VE ,Vector Enable" "Fixed,VIC"
|
|
textline " "
|
|
bitfld.long 0x0 23. " XP ,Extended pagetable configuration" "Subpages,ARMv6"
|
|
bitfld.long 0x0 22. " U ,Unaligned Data Access Operations" "Disable,Enable"
|
|
bitfld.long 0x0 21. " FI ,Fast Interrupts" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x00 18. " IT ,Global Enable for Instruction TCM" "Disabled,Enabled"
|
|
bitfld.long 0x00 16. " DT ,Global enable for data TCM" "Disabled,Enabled"
|
|
bitfld.long 0x0 15. " L4 ,Compatible to Software Version 4" "No,Yes"
|
|
bitfld.long 0x0 14. " RR ,Round Robin Replacement" "Random,Round robin"
|
|
bitfld.long 0x0 13. " V ,Base Location of Exception Vectors" "0x00000000,0xFFFF0000"
|
|
textline " "
|
|
bitfld.long 0x0 12. " I ,Level one Instruction Cache" "Disable,Enable"
|
|
bitfld.long 0x0 11. " Z ,Program flow prediction" "Disable,Enable"
|
|
bitfld.long 0x0 0x9 " R ,ROM Protection" "Disable,Enable"
|
|
bitfld.long 0x0 0x8 " S ,System Protection" "Disable,Enable"
|
|
textline " "
|
|
bitfld.long 0x0 0x7 " B ,Endianism" "Little,Big"
|
|
bitfld.long 0x0 0x2 " C ,Data Cache" "Disable,Enable"
|
|
bitfld.long 0x0 0x1 " A ,Alignment Fault Check" "Disable,Enable"
|
|
bitfld.long 0x0 0x0 " M ,MMU" "Disable,Enable"
|
|
textline " "
|
|
group c15:0x0002++0x00
|
|
line.long 0x00 "TTBR0,Translation Table Base Register 0"
|
|
hexmask.long 0x00 14.--31. 0x4000 " TTB0 ,Translation Table Base Address"
|
|
bitfld.long 0x00 3.--4. " RGN ,Outer Cacheable Attributes for Page Table Walking" "Noncacheable,Copyback/allocated,Writethrough,Copyback/not allocated"
|
|
textline " "
|
|
bitfld.long 0x0 2. " P ,Indicates to the Memory Controller ECC is Enabled" "Disable,Enable"
|
|
bitfld.long 0x00 1. " S ,Page Table Walk to Shared Memory" "Nonshared,Shared"
|
|
bitfld.long 0x00 0. " C ,Page Table Walk Inner Cacheable" "Noncacheable,Cacheable"
|
|
group c15:0x0102++0x00
|
|
line.long 0x00 "TTBR1,Translation Table Base Register 1"
|
|
hexmask.long 0x00 14.--31. 0x4000 " TTB1 ,Translation Table Base Address"
|
|
bitfld.long 0x00 3.--4. " RGN ,Outer Cacheable Attributes for Page Table Walking" "Noncacheable,Copyback/allocated,Writethrough,Copyback/not allocated"
|
|
textline " "
|
|
bitfld.long 0x0 2. " P ,Indicates to the Memory Controller ECC is Enabled" "Disable,Enable"
|
|
bitfld.long 0x00 1. " S ,Page Table Walk to Shared Memory" "Nonshared,Shared"
|
|
bitfld.long 0x00 0. " C ,Page Table Walk Inner Cacheable" "Noncacheable,Cacheable"
|
|
group c15:0x0202++0x00
|
|
line.long 0x00 "TTBCR,Translation Table Base Control Register"
|
|
bitfld.long 0x0 0.--2. " N ,Translation Table Base Register 0 page table boundary size" "Off,0x80000000,0x40000000,0x20000000,0x10000000,0x08000000,0x04000000,0x02000000"
|
|
textline " "
|
|
group c15:0x3--0x3
|
|
line.long 0x0 "DACR,Domain Access Control Register"
|
|
bitfld.long 0x0 30.--31. " D15 ,Domain Access 15" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 28.--29. " D14 ,Domain Access 14" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 26.--27. " D13 ,Domain Access 13" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 24.--25. " D12 ,Domain Access 12" "Denied,Client,Reserved,Manager"
|
|
textline " "
|
|
bitfld.long 0x0 22.--23. " D11 ,Domain Access 11" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 20.--21. " D10 ,Domain Access 10" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 18.--19. " D9 ,Domain Access 9" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 16.--17. " D8 ,Domain Access 8" "Denied,Client,Reserved,Manager"
|
|
textline " "
|
|
bitfld.long 0x0 14.--15. " D7 ,Domain Access 7" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 12.--13. " D6 ,Domain Access 6" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 10.--11. " D5 ,Domain Access 5" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 8.--9. " D4 ,Domain Access 4" "Denied,Client,Reserved,Manager"
|
|
textline " "
|
|
bitfld.long 0x0 6.--7. " D3 ,Domain Access 3" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 4.--5. " D2 ,Domain Access 2" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 2.--3. " D1 ,Domain Access 1" "Denied,Client,Reserved,Manager"
|
|
bitfld.long 0x0 0.--1. " D0 ,Domain Access 0" "Denied,Client,Reserved,Manager"
|
|
textline " "
|
|
if (((data.long(c15:0x0005))&0x0400)==0x00)
|
|
group c15:0x0005--0x0005
|
|
line.long 0x00 "DFSR,Data Fault Status Register"
|
|
bitfld.long 0x00 12. " SD ,AXI Decode or Slave Error Caused an Abort Status" "Decode,Slave"
|
|
bitfld.long 0x00 11. " RW ,Read or Write Access Caused an Abort Status" "Read,Write"
|
|
textline " "
|
|
bitfld.long 0x00 10. " S ,Part of the Status Field" "0,1"
|
|
bitfld.long 0x00 4.--7. " DOMAIN ,Domain Accessed When a Data Fault Occurs Status" "D0,D1,D2,D3,D4,D5,D6,D7,D8,D9,D10,D11,D12,D13,D14,D15"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " STATUS ,Type of Fault Generated" "No function,Alignment,Instruction debug,Access Bit/Section,Instruction cache,Translation Section,Access Bit/Page,Translation Page,Precise external abort,Domain Section,No function,Domain Page,External abort/first,Permission Section,External abort/second,Permission Page"
|
|
else
|
|
group c15:0x0005--0x0005
|
|
line.long 0x00 "DFSR,Data Fault Status Register"
|
|
bitfld.long 0x00 12. " SD ,AXI Decode or Slave Error Caused an Abort Status" "Decode,Slave"
|
|
bitfld.long 0x00 11. " RW ,Read or Write Access Caused an Abort Status" "Read,Write"
|
|
textline " "
|
|
bitfld.long 0x00 10. " S ,Part of the Status Field" "0,1"
|
|
bitfld.long 0x00 4.--7. " DOMAIN ,Domain Accessed When a Data Fault Occurs Status" "D0,D1,D2,D3,D4,D5,D6,D7,D8,D9,D10,D11,D12,D13,D14,D15"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " STATUS ,Type of Fault Generated" "No function,No function,No function,No function,No function,No function,Imprecise external abort,No function,No function,No function,No function,No function,No function,No function,No function,No function"
|
|
endif
|
|
group c15:0x0006--0x0006
|
|
line.long 0x00 "FAR,Fault Address Register"
|
|
hexmask.long 0x00 0.--31. 1. " MVA ,Modified Virtual Address"
|
|
group c15:0x0105--0x0105
|
|
line.long 0x00 "IFSR,Instruction Fault Status Register"
|
|
bitfld.long 0x00 12. " SD ,AXI Decode or Slave Error Caused an Abort Status" "Decode,Slave"
|
|
bitfld.long 0x00 0.--3. " STATUS ,Type of Fault Generated" "No function,Alignment fault,Instruction debug event fault,Access Bit fault on Section,No function,Translation Section fault,Access Bit fault on Page,Translation Page fault,Precise external abort,Domain section fault,No function,Domain page fault,External abort/first,Permission section fault,External abort/second,Permission page fault"
|
|
group c15:0x0206--0x0206
|
|
line.long 0x00 "IFAR,Instruction Fault Address Register"
|
|
hexmask.long 0x00 0.--31. 1. " IFMVA ,Instruction Fault MVA"
|
|
textline " "
|
|
; wgroup c15:0x0008--0x0008
|
|
; line.long 0x00 "TLBOR,TLB Operations Register"
|
|
; hexmask.long.tbyte 0x00 12.--31. 1. " MVA ,Modified virtual address"
|
|
; hexmask.long.byte 0x00 0.--7. 1. " ASID ,ASID"
|
|
group c15:0x000A--0x000A
|
|
line.long 0x00 "TLBLR,TLB Lockdown Register"
|
|
bitfld.long 0x00 26.--28. " VICTIM ,Entry in the Lockdown Region" "0,1,2,3,4,5,6,7"
|
|
bitfld.long 0x00 0. " P ,Subsequent Hardware Page Table Walks Place a TLB Entry" "Set associative,Lockdown TLB"
|
|
textline " "
|
|
group c15:0x002A--0x002A
|
|
line.long 0x00 "PMRRR,Primary Memory Region Remap Register"
|
|
bitfld.long 0x00 19. " RSA1N ,Shareable Attribute Remap when S=1 for Normal Regions" "Remapped,Not remapped"
|
|
bitfld.long 0x00 18. " RSA0N ,Shareable Attribute Remap when S=0 for Normal Regions" "Not remapped,Remapped"
|
|
textline " "
|
|
bitfld.long 0x00 17. " RSA1D ,Shareable Attribute Remap when S=1 for Device regions" "Remapped,Not remapped"
|
|
bitfld.long 0x00 16. " RSA0D ,Shareable Attribute Remap when S=0 for Device regions" "Not remapped,Remapped"
|
|
textline " "
|
|
bitfld.long 0x00 14.--15. " TEX7 ,{TEX[0] C B} = b111 Remap" "Strongly ordered,Device,Normal,UNP"
|
|
bitfld.long 0x00 12.--13. " TEX6 ,{TEX[0] C B} = b110 Remap" "Strongly ordered,Device,Normal,UNP"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " TEX5 ,{TEX[0] C B} = b101 Remap" "Strongly ordered,Device,Normal,UNP"
|
|
bitfld.long 0x00 8.--9. " TEX4 ,{TEX[0] C B} = b100 Remap" "Strongly ordered,Device,Normal,UNP"
|
|
textline " "
|
|
bitfld.long 0x00 6.--7. " TEX3 ,{TEX[0] C B} = b011 Remap" "Strongly ordered,Device,Normal,UNP"
|
|
bitfld.long 0x00 4.--5. " TEX2 ,{TEX[0] C B} = b010 Remap" "Strongly ordered,Device,Normal,UNP"
|
|
textline " "
|
|
bitfld.long 0x00 2.--3. " TEX1 ,{TEX[0] C B} = b001 Remap" "Strongly ordered,Device,Normal,UNP"
|
|
bitfld.long 0x00 0.--1. " TEX0 ,{TEX[0] C B} = b000 Remap" "Strongly ordered,Device,Normal,UNP"
|
|
group c15:0x012A--0x012A
|
|
line.long 0x00 "NMRRR,Normal Memory Region Remap Register"
|
|
bitfld.long 0x00 30.--31. " OTEX7 ,Outer Attribute for {TEX[0] C B} = b111 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
bitfld.long 0x00 28.--29. " OTEX6 ,Outer Attribute for {TEX[0] C B} = b110 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
textline " "
|
|
bitfld.long 0x00 26.--27. " OTEX5 ,Outer Attribute for {TEX[0] C B} = b101 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
bitfld.long 0x00 24.--25. " OTEX4 ,Outer Attribute for {TEX[0] C B} = b100 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
textline " "
|
|
bitfld.long 0x00 22.--23. " OTEX3 ,Outer Attribute for {TEX[0] C B} = b011 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
bitfld.long 0x00 20.--21. " OTEX2 ,Outer Attribute for {TEX[0] C B} = b010 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
textline " "
|
|
bitfld.long 0x00 18.--19. " OTEX1 ,Outer Attribute for {TEX[0] C B} = b001 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
bitfld.long 0x00 16.--17. " OTEX0 ,Outer Attribute for {TEX[0] C B} = b000 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
textline " "
|
|
bitfld.long 0x00 14.--15. " ITEX7 ,Inner attribute for {TEX[0] C B} = b111 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
bitfld.long 0x00 12.--13. " ITEX6 ,Inner attribute for {TEX[0] C B} = b110 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
textline " "
|
|
bitfld.long 0x00 10.--11. " ITEX5 ,Inner attribute for {TEX[0] C B} = b101 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
bitfld.long 0x00 8.--9. " ITEX4 ,Inner attribute for {TEX[0] C B} = b100 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
textline " "
|
|
bitfld.long 0x00 6.--7. " ITEX3 ,Inner attribute for {TEX[0] C B} = b011 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
bitfld.long 0x00 4.--5. " ITEX2 ,Inner attribute for {TEX[0] C B} = b010 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
textline " "
|
|
bitfld.long 0x00 2.--3. " ITEX1 ,Inner attribute for {TEX[0] C B} = b001 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
bitfld.long 0x00 0.--1. " ITEX0 ,Inner attribute for {TEX[0] C B} = b000 Remap" "Noncachable,Write-back allocate,Write-through,Write-back no allocate"
|
|
group c15:0x042F--0x042F
|
|
line.long 0x00 "PPMRR,Peripheral Port Memory Remap Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " BA ,Base address"
|
|
bitfld.long 0x00 0.--4. " SIZE ,Size of the Memory Region That the Peripheral Port is Remapped to" "0KB,Reserved,Reserved,4KB,8KB,16KB,32KB,64KB,128KB,256KB,512KB,1MB,2MB,4MB,8MB,16MB,32MB,64MB,128MB,256MB,512MB,1GB,2GB,?..."
|
|
textline " "
|
|
group c15:0x000D--0x000D
|
|
line.long 0x00 "FCSEPID,FCSE PID Register"
|
|
hexmask.long.byte 0x0 25.--31. 0x1 " FCSEPID ,FCSE PID"
|
|
group c15:0x010D--0x010D
|
|
line.long 0x00 "CONTEXT,Context ID Register"
|
|
hexmask.long.tbyte 0x00 08.--31. 1. " PROCID ,Process ID Value"
|
|
hexmask.long.byte 0x00 00.--07. 1. " ASID , ASID Value"
|
|
group c15:0x020D--0x020D
|
|
line.long 0x00 "URWTPIDR,User Read/Write Thread and Process ID Register"
|
|
group c15:0x030D--0x030D
|
|
line.long 0x00 "UROTPIDR,User Read Only Thread and Process ID Register"
|
|
group c15:0x040D--0x040D
|
|
line.long 0x00 "UPOTPIDR,User Privileged Only Thread and Process ID"
|
|
tree.end
|
|
width 0x7
|
|
tree "Cache Control and Configuration"
|
|
group c15:0x0009--0x0009
|
|
line.long 0x00 "DCLR,Data Cache Lockdown Register"
|
|
bitfld.long 0x00 07. " L7 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 06. " L6 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 05. " L5 ,Cache Way Lock" "Unlocked,Locked"
|
|
textline " "
|
|
bitfld.long 0x00 04. " L4 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 03. " L3 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 02. " L2 ,Cache Way Lock" "Unlocked,Locked"
|
|
textline " "
|
|
bitfld.long 0x00 01. " L1 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 00. " L0 ,Cache Way Lock" "Unlocked,Locked"
|
|
group c15:0x0109--0x0109
|
|
line.long 0x00 "ICLR,Instruction Cache Lockdown Register"
|
|
bitfld.long 0x00 07. " L7 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 06. " L6 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 05. " L5 ,Cache Way Lock" "Unlocked,Locked"
|
|
textline " "
|
|
bitfld.long 0x00 04. " L4 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 03. " L3 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 02. " L2 ,Cache Way Lock" "Unlocked,Locked"
|
|
textline " "
|
|
bitfld.long 0x00 01. " L1 ,Cache Way Lock" "Unlocked,Locked"
|
|
bitfld.long 0x00 00. " L0 ,Cache Way Lock" "Unlocked,Locked"
|
|
group c15:0x0089--0x0089
|
|
line.long 0x00 "CBOR,Cache Behavior Override Register"
|
|
bitfld.long 0x00 5. " S_WT ,Write-Through Behavior for Regions Marked as Secure Write-Back" "Not forced,Forced"
|
|
bitfld.long 0x00 4. " S_IL ,Instruction Cache Linefill Behavior for Secure Regions" "Enabled,Disabled"
|
|
bitfld.long 0x00 3. " S_DL ,Data Cache Linefill Behavior for Secure Regions" "Enabled,Disabled"
|
|
textline " "
|
|
bitfld.long 0x00 2. " NS_WT ,Write-Through Behavior for Regions Marked as Non-Secure Write-Back" "Not forced,Forced"
|
|
bitfld.long 0x00 1. " NS_IL ,Instruction Cache Linefill Behavior for Non-Secure Regions" "Enabled,Disabled"
|
|
bitfld.long 0x00 0. " NS_DL ,Data Cache Linefill Behavior for Non-Secure Regions" "Enabled,Disabled"
|
|
tree.end
|
|
width 0xB
|
|
tree "TCM Control and Configuration"
|
|
rgroup c15:0x0200--0x0200
|
|
line.long 0x00 "TCMS,TCM Status Register"
|
|
bitfld.long 0x00 16.--18. " DTCM ,Number of Data TCM Banks Implemented" "0 Data,1 Data,2 Data,?..."
|
|
bitfld.long 0x00 0.--2. " ITCM ,Number of Instruction TCM Banks Implemented" "0 Instruction,1 Instruction,2 Instruction,?..."
|
|
group c15:0x0019--0x0019
|
|
line.long 0x00 "DTCMR,Data TCM Region Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " BA ,Base address"
|
|
bitfld.long 0x00 2.--6. " SIZE ,Size of the TCM on Reads" "0KB,Reserved,Reserved,4KB,8KB,16KB,32KB,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0. " EN ,TCM Enable" "Disabled,Enabled"
|
|
group c15:0x0119--0x0119
|
|
line.long 0x00 "ITCMR,Instruction TCM Region Register"
|
|
hexmask.long 0x00 12.--31. 0x1000 " BA ,Base address"
|
|
bitfld.long 0x00 2.--6. " SIZE ,Size of the TCM on Reads" "0KB,Reserved,Reserved,4KB,8KB,16KB,32KB,?..."
|
|
textline " "
|
|
bitfld.long 0x00 0. " EN ,TCM Enable" "Disabled,Enabled"
|
|
group c15:0x0219--0x0219
|
|
line.long 0x00 "DTCMNSACR,Data TCM Non-Secure Access Control Register"
|
|
bitfld.long 0x00 0. " NSA ,NS access" "Secure,Secure and Non-Secure"
|
|
group c15:0x0319--0x0319
|
|
line.long 0x00 "ITCMNSACR,Instruction TCM Non-Secure Access Control Register"
|
|
bitfld.long 0x00 0. " NSA ,NS access" "Secure,Secure and Non-Secure"
|
|
group c15:0x0029--0x0029
|
|
line.long 0x00 "TCMSR,TCM Selection Register"
|
|
bitfld.long 0x00 0.--1. " TCMN ,TCM number" "TCM 0,TCM 1,Ignored,Ignored"
|
|
tree.end
|
|
width 0xD
|
|
tree "DMA Control"
|
|
rgroup c15:0x010B--0x010B
|
|
line.long 0x00 "DMAISR1,DMA Identification and Status Register 1"
|
|
bitfld.long 0x00 1. " CH1 ,Information on DMA Channel 1 Functions" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CH0 ,Information on DMA Channel 0 Functions" "Disabled,Enabled"
|
|
rgroup c15:0x020B--0x020B
|
|
line.long 0x00 "DMAISR2,DMA Identification and Status Register 2"
|
|
bitfld.long 0x00 1. " CH1 ,Information on DMA Channel 1 Functions" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CH0 ,Information on DMA Channel 0 Functions" "Disabled,Enabled"
|
|
rgroup c15:0x030B--0x030B
|
|
line.long 0x00 "DMAISR3,DMA Identification and Status Register 3"
|
|
bitfld.long 0x00 1. " CH1 ,Information on DMA Channel 1 Functions" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CH0 ,Information on DMA Channel 0 Functions" "Disabled,Enabled"
|
|
wgroup c15:0x023B--0x023B
|
|
line.long 0x00 "DMAER_Clear,DMA Enable Register Clear"
|
|
group c15:0x002B--0x002B
|
|
line.long 0x00 "DMACNR,DMA Channel Number Register"
|
|
bitfld.long 0x00 0. " CN ,DMA Channel Select" "Channel 0,Channel 1"
|
|
rgroup c15:0x008B--0x008B
|
|
line.long 0x00 "DMACSR,DMA Channel Status Register"
|
|
bitfld.long 0x00 16. " ESX[0] ,Add a SLVERR or DECERR Qualifier to the ES Encoding" "DECERR,SLVERR"
|
|
bitfld.long 0x00 13. " ISX[0] ,Add a SLVERR or DECERR Qualifier to the IS Encoding" "DECERR,SLVERR"
|
|
textline " "
|
|
bitfld.long 0x00 12. " BP ,DMA Parameters Type" "Acceptable,Conditioned inappropriately"
|
|
textline " "
|
|
bitfld.long 0x00 7.--11. " ES ,Status of the External Address Error" "No error,No error,No error,No error,No error,No error,No error,No error,Reserved,Unshared data error,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Access Bit fault on section,Reserved,Translation fault section,Access Bit fault on page,Translation fault page,Reserved,Domain fault section,External Abort can be imprecise,Domain fault page,External Abort on first-level,Permission fault section,External Abort on second-level,Permission fault page"
|
|
textline " "
|
|
bitfld.long 0x00 2.--6. " IS ,Status of the Internal Address Error" "No error,No error,No error,No error,No error,No error,No error,No error,TCM out of range,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Access Bit fault on section,Reserved,Translation fault section,Access Bit fault on page,Translation fault page,Reserved,Domain fault section,Reserved,Domain fault page,External Abort on first-level,Permission fault section,External Abort on second-level,Permission fault page"
|
|
bitfld.long 0x00 0.--1. " STATUS ,Status of the DMA channel" "Idle,Queued,Running,Complete or Error"
|
|
group c15:0x00FB--0x00FB
|
|
line.long 0x00 "DMACIDR,DMA Context ID Register"
|
|
hexmask.long.tbyte 0x00 8.--31. 1. " PROCID ,ASID Extend to Form the Process ID and Identify the Current Process"
|
|
hexmask.long.byte 0x00 0.--7. 1. " ASID ,ASID of the Current Process"
|
|
group c15:0x004B--0x004B
|
|
line.long 0x00 "DMACR,DMA Control Register"
|
|
bitfld.long 0x00 31. " TR ,Target TCM Select" "Data,Instruction"
|
|
bitfld.long 0x00 30. " DT ,Direction of Transfer Select" "Level 2 memory-TCM,TCM-level 2 memory"
|
|
textline " "
|
|
bitfld.long 0x00 29. " IC ,Interrupt on Completion" "No Interrupt,Interrupt"
|
|
bitfld.long 0x00 28. " IE ,Interrupt on Error" "No Interrupt,Interrupt"
|
|
textline " "
|
|
bitfld.long 0x00 27. " FT ,This bit has no effect" "Low,High"
|
|
bitfld.long 0x00 26. " UM ,User Mode Transfer" "Privileged,User"
|
|
textline " "
|
|
hexmask.long.word 0x00 8.--19. 1. " ST ,The Increment Value on the External Address"
|
|
bitfld.long 0x00 0.--1. " TS ,Size of DMA Channel Transactions" "Byte,Halfword,Word,Doubleword"
|
|
wgroup c15:0x003B--0x003B
|
|
line.long 0x00 "DMAER_Stop,DMA Enable Register Stop"
|
|
wgroup c15:0x013B--0x013B
|
|
line.long 0x00 "DMAER_Start,DMA Enable Register Start"
|
|
group c15:0x006B--0x006B
|
|
line.long 0x00 "DMAESAR,DMA External Start Address Register"
|
|
hexmask.long 0x00 0.--31. 1. " ESVA ,External Start VA"
|
|
rgroup c15:0x000B--0x000B
|
|
line.long 0x00 "DMAISR0,DMA Identification and Status Register 0"
|
|
bitfld.long 0x00 1. " CH1 ,Information on DMA Channel 1 Functions" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CH0 ,Information on DMA Channel 0 Functions" "Disabled,Enabled"
|
|
group c15:0x007B--0x007B
|
|
line.long 0x00 "DMAIEAR,DMA Internal End Address Register"
|
|
hexmask.long 0x00 0.--31. 1. " IEVA ,Internal End VA"
|
|
group c15:0x005B--0x005B
|
|
line.long 0x00 "DMAISAR,DMA Internal Start Address Register"
|
|
hexmask.long 0x00 0.--31. 1. " ISVA ,Internal Start VA"
|
|
group c15:0x001B--0x001B
|
|
line.long 0x00 "DMAUAR,DMA User Accessibility Register"
|
|
bitfld.long 0x00 1. " U1 ,User Mode Process Access the Registers for Channel 1" "Not accessed,Accessed"
|
|
bitfld.long 0x00 0. " U0 ,User Mode Process Access the Registers for Channel 0" "Not accessed,Accessed"
|
|
tree.end
|
|
width 0x6
|
|
tree "System Performance Monitor"
|
|
group c15:0x00CF--0x00CF
|
|
line.long 0x00 "PMCR,Performance Monitor Control Register"
|
|
hexmask.long.byte 0x00 20.--27. 1. " EVTCOUNT0 ,Source of Events for Count Register 0"
|
|
hexmask.long.byte 0x00 12.--19. 1. " EVTCOUNT1 ,Source of Events for Count Register 1"
|
|
bitfld.long 0x00 11. " X ,Export of the Events to the Event Bus to an External Monitoring Block Enable" "Disabled,Enabled"
|
|
textline " "
|
|
eventfld.long 0x00 10. " CCR ,Cycle Counter Register overflow flag" "No overflow,Overflow"
|
|
eventfld.long 0x00 9. " CR1 ,Count Register 1 overflow flag" "No overflow,Overflow"
|
|
eventfld.long 0x00 8. " CR0 ,Count Register 0 overflow flag" "No overflow,Overflow"
|
|
textline " "
|
|
bitfld.long 0x00 6. " ECC ,Cycle Counter Interrupt Reporting Enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 5. " EC1 ,Count Register 1 Interrupt Reporting Enable" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " EC0 ,Count Register 0 Interrupt Reporting Enable" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 3. " D ,Cycle Count Divider" "Every cycle,Every 64th cycle"
|
|
bitfld.long 0x00 2. " C ,Cycle Counter Register Reset" "No action,Reset"
|
|
bitfld.long 0x00 1. " P ,Count Register 1 and Count Register 0 Reset" "No action,Reset"
|
|
textline " "
|
|
bitfld.long 0x00 0. " E ,All Counters Enable" "Disabled,Enabled"
|
|
group c15:0x02CF--0x02CF
|
|
line.long 0x00 "CR0,Count Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " CV ,Count value"
|
|
group c15:0x03CF--0x03CF
|
|
line.long 0x00 "CR1,Count Register 1"
|
|
hexmask.long 0x00 0.--31. 1. " CV ,Count value"
|
|
group c15:0x01CF--0x01CF
|
|
line.long 0x00 "CCR,Cycle Counter Register"
|
|
hexmask.long 0x00 0.--31. 1. " CV ,Count value"
|
|
tree.end
|
|
width 0xB
|
|
tree "System Validation"
|
|
group c15:0x009F--0x009F
|
|
line.long 0x00 "SUNSAVCR,Secure User and Non-Secure Access Validation Control Register"
|
|
bitfld.long 0x00 0. " V ,Access to System Validation Registers from User and Non-Secure Modes Control" "Secure privileged/privileged,Any"
|
|
group c15:0x04CF--0x04CF
|
|
line.long 0x00 "SVC0_RC,Reset Counter"
|
|
hexmask.long.byte 0x00 0.--5. 1. " CV ,Counter value"
|
|
group c15:0x05CF--0x05CF
|
|
line.long 0x00 "SVC1_IC,Interrupt Counter"
|
|
hexmask.long.byte 0x00 0.--5. 1. " CV ,Counter value"
|
|
group c15:0x06CF--0x06CF
|
|
line.long 0x00 "SVC2_FIC,Fast Interrupt Counter"
|
|
hexmask.long.byte 0x00 0.--5. 1. " CV ,Counter value"
|
|
group c15:0x07CF--0x07CF
|
|
line.long 0x00 "SVC3_EDRC,External Debug Request Counter"
|
|
hexmask.long.byte 0x00 0.--5. 1. " CV ,Counter value"
|
|
group c15:0x00EF--0x00EF
|
|
line.long 0x00 "SVCSM,System Validation Cache Size Mask"
|
|
bitfld.long 0x00 31. " WE ,Write enable" "Not changed,Changed"
|
|
bitfld.long 0x00 12.--14. " DTCM ,Apparent Size of Data TCM and Apparent Number of Data TCM Banks" "Not present,Reserved,Reserved,1 bank 4KB,2 banks 4KB,2 banks 8KB,2 banks 16KB,2 banks 32KB"
|
|
textline " "
|
|
bitfld.long 0x00 8.--10. " ITCM ,Apparent Size of Instruction TCM and Apparent Number of Instruction TCM Banks" "Not present,Reserved,Reserved,1 bank 4KB,2 banks 4KB,2 banks 8KB,2 banks 16KB,2 banks 32KB"
|
|
bitfld.long 0x00 4.--6. " DCACHE ,Apparent Size of Data Cache" "Reserved,Reserved,Reserved,4KB,8KB,16KB,32KB,64KB"
|
|
textline " "
|
|
bitfld.long 0x00 0.--2. " ICACHE ,Apparent Size of Instruction Cache" "Reserved,Reserved,Reserved,4KB,8KB,16KB,32KB,64KB"
|
|
width 0xC
|
|
tree.open "System Validations"
|
|
tree "System Validation Operations 0-15"
|
|
wgroup c15:0x00DF--0x00DF
|
|
line.long 0x00 "SV0,System Validation Operations 0"
|
|
wgroup c15:0x01DF--0x01DF
|
|
line.long 0x00 "SV1_SRC,Start Reset Counter"
|
|
wgroup c15:0x02DF--0x02DF
|
|
line.long 0x00 "SV2_SIC,Start Interrupt Counter"
|
|
wgroup c15:0x03DF--0x03DF
|
|
line.long 0x00 "SV3_SRIC,Start Reset and Interrupt Counters"
|
|
wgroup c15:0x04DF--0x04DF
|
|
line.long 0x00 "SV4_SFIC,Start Fast Interrupt Counter"
|
|
wgroup c15:0x05DF--0x05DF
|
|
line.long 0x00 "SV5_SRFIC,Start Reset and Fast Interrupt Counters"
|
|
wgroup c15:0x06DF--0x06DF
|
|
line.long 0x00 "SV6_SIFIC,Start Interrupt and Fast Interrupt Counters"
|
|
wgroup c15:0x07DF--0x07DF
|
|
line.long 0x00 "SV7_SRIFIC,Start Reset/Interrupt and Fast Interrupt Counters"
|
|
wgroup c15:0x10DF--0x10DF
|
|
line.long 0x00 "SV8_SEDRC,Start External Debug Request Counter"
|
|
wgroup c15:0x11DF--0x11DF
|
|
line.long 0x00 "SV9_SEDRC,Start External Debug Request Counter"
|
|
wgroup c15:0x12DF--0x12DF
|
|
line.long 0x00 "SV10_SEDRC,Start External Debug Request Counter"
|
|
wgroup c15:0x13DF--0x13DF
|
|
line.long 0x00 "SV11_SEDRC,Start External Debug Request Counter"
|
|
wgroup c15:0x14DF--0x14DF
|
|
line.long 0x00 "SV12_SEDRC,Start External Debug Request Counter"
|
|
wgroup c15:0x15DF--0x15DF
|
|
line.long 0x00 "SV13_SEDRC,Start External Debug Request Counter"
|
|
wgroup c15:0x16DF--0x16DF
|
|
line.long 0x00 "SV14_SEDRC,Start External Debug Request Counter"
|
|
wgroup c15:0x17DF--0x17DF
|
|
line.long 0x00 "SV15_SEDRC,Start External Debug Request Counter"
|
|
tree.end
|
|
width 0xD
|
|
tree "System Validation Operations 16-31"
|
|
wgroup c15:0x20DF--0x20DF
|
|
line.long 0x00 "SV16,System Validation Operations 16"
|
|
wgroup c15:0x21DF--0x21DF
|
|
line.long 0x00 "SV17_SRC,Stop Reset Counter"
|
|
wgroup c15:0x22DF--0x22DF
|
|
line.long 0x00 "SV18_SIC,Stop Interrupt Counter"
|
|
wgroup c15:0x23DF--0x23DF
|
|
line.long 0x00 "SV19_SRIC,Stop Reset and Interrupt Counters"
|
|
wgroup c15:0x24DF--0x24DF
|
|
line.long 0x00 "SV20_SFIC,Stop Fast Interrupt Counter"
|
|
wgroup c15:0x25DF--0x25DF
|
|
line.long 0x00 "SV21_SRFIC,Stop Reset and Fast Interrupt Counters"
|
|
wgroup c15:0x26DF--0x26DF
|
|
line.long 0x00 "SV22_SIFIC,Stop Interrupt and Fast Interrupt Counters"
|
|
wgroup c15:0x27DF--0x27DF
|
|
line.long 0x00 "SV23_SRIFIC,Stop Reset/Interrupt and Fast Interrupt Counters"
|
|
wgroup c15:0x30DF--0x30DF
|
|
line.long 0x00 "SV24_SEDRC,Stop External Debug Request Counter"
|
|
wgroup c15:0x31DF--0x31DF
|
|
line.long 0x00 "SV25_SEDRC,Stop External Debug Request Counter"
|
|
wgroup c15:0x32DF--0x32DF
|
|
line.long 0x00 "SV26_SEDRC,Stop External Debug Request Counter"
|
|
wgroup c15:0x33DF--0x33DF
|
|
line.long 0x00 "SV27_SEDRC,Stop External Debug Request Counter"
|
|
wgroup c15:0x34DF--0x34DF
|
|
line.long 0x00 "SV28_SEDRC,Stop External Debug Request Counter"
|
|
wgroup c15:0x35DF--0x35DF
|
|
line.long 0x00 "SV29_SEDRC,Stop External Debug Request Counter"
|
|
wgroup c15:0x36DF--0x36DF
|
|
line.long 0x00 "SV30_SEDRC,Stop External Debug Request Counter"
|
|
wgroup c15:0x37DF--0x37DF
|
|
line.long 0x00 "SV31_SEDRC,Stop External Debug Request Counter"
|
|
tree.end
|
|
width 0x6
|
|
tree "System Validation Operations 32-47"
|
|
wgroup c15:0x40DF--0x40DF
|
|
line.long 0x00 "SV32,System Validation Operations 32"
|
|
wgroup c15:0x41DF--0x41DF
|
|
line.long 0x00 "SV33,System Validation Operations 33"
|
|
wgroup c15:0x42DF--0x42DF
|
|
line.long 0x00 "SV34,System Validation Operations 34"
|
|
wgroup c15:0x43DF--0x43DF
|
|
line.long 0x00 "SV35,System Validation Operations 35"
|
|
wgroup c15:0x44DF--0x44DF
|
|
line.long 0x00 "SV36,System Validation Operations 36"
|
|
wgroup c15:0x45DF--0x45DF
|
|
line.long 0x00 "SV37,System Validation Operations 37"
|
|
wgroup c15:0x46DF--0x46DF
|
|
line.long 0x00 "SV38,System Validation Operations 38"
|
|
wgroup c15:0x47DF--0x47DF
|
|
line.long 0x00 "SV39,System Validation Operations 39"
|
|
wgroup c15:0x50DF--0x50DF
|
|
line.long 0x00 "SV40,System Validation Operations 40"
|
|
wgroup c15:0x51DF--0x51DF
|
|
line.long 0x00 "SV41,System Validation Operations 41"
|
|
wgroup c15:0x52DF--0x52DF
|
|
line.long 0x00 "SV42,System Validation Operations 42"
|
|
wgroup c15:0x53DF--0x53DF
|
|
line.long 0x00 "SV43,System Validation Operations 43"
|
|
wgroup c15:0x54DF--0x54DF
|
|
line.long 0x00 "SV44,System Validation Operations 44"
|
|
wgroup c15:0x55DF--0x55DF
|
|
line.long 0x00 "SV45,System Validation Operations 45"
|
|
wgroup c15:0x56DF--0x56DF
|
|
line.long 0x00 "SV46,System Validation Operations 46"
|
|
wgroup c15:0x57DF--0x57DF
|
|
line.long 0x00 "SV47,System Validation Operations 47"
|
|
tree.end
|
|
tree "System Validation Operations 48-63"
|
|
wgroup c15:0x60DF--0x60DF
|
|
line.long 0x00 "SV48,System Validation Operations 48"
|
|
wgroup c15:0x61DF--0x61DF
|
|
line.long 0x00 "SV49,System Validation Operations 49"
|
|
wgroup c15:0x62DF--0x62DF
|
|
line.long 0x00 "SV50,System Validation Operations 50"
|
|
wgroup c15:0x63DF--0x63DF
|
|
line.long 0x00 "SV51,System Validation Operations 51"
|
|
wgroup c15:0x64DF--0x64DF
|
|
line.long 0x00 "SV52,System Validation Operations 52"
|
|
wgroup c15:0x65DF--0x65DF
|
|
line.long 0x00 "SV53,System Validation Operations 53"
|
|
wgroup c15:0x66DF--0x66DF
|
|
line.long 0x00 "SV54,System Validation Operations 54"
|
|
wgroup c15:0x67DF--0x67DF
|
|
line.long 0x00 "SV55,System Validation Operations 55"
|
|
wgroup c15:0x70DF--0x70DF
|
|
line.long 0x00 "SV56,System Validation Operations 56"
|
|
wgroup c15:0x71DF--0x71DF
|
|
line.long 0x00 "SV57,System Validation Operations 57"
|
|
wgroup c15:0x72DF--0x72DF
|
|
line.long 0x00 "SV58,System Validation Operations 58"
|
|
wgroup c15:0x73DF--0x73DF
|
|
line.long 0x00 "SV59,System Validation Operations 59"
|
|
wgroup c15:0x74DF--0x74DF
|
|
line.long 0x00 "SV60,System Validation Operations 60"
|
|
wgroup c15:0x75DF--0x75DF
|
|
line.long 0x00 "SV61,System Validation Operations 61"
|
|
wgroup c15:0x76DF--0x76DF
|
|
line.long 0x00 "SV62,System Validation Operations 62"
|
|
wgroup c15:0x77DF--0x77DF
|
|
line.long 0x00 "SV63,System Validation Operations 63"
|
|
tree.end
|
|
tree.end
|
|
tree.end
|
|
width 0x9
|
|
tree "Debug Access to Caches and TLB"
|
|
group c15:0x30CF--0x30CF
|
|
line.long 0x00 "DCMVR0,Data Cache Master Valid Register 0"
|
|
group c15:0x31CF--0x31CF
|
|
line.long 0x00 "DCMVR1,Data Cache Master Valid Register 1"
|
|
group c15:0x32CF--0x32CF
|
|
line.long 0x00 "DCMVR2,Data Cache Master Valid Register 2"
|
|
group c15:0x33CF--0x33CF
|
|
line.long 0x00 "DCMVR3,Data Cache Master Valid Register 3"
|
|
group c15:0x34CF--0x34CF
|
|
line.long 0x00 "DCMVR4,Data Cache Master Valid Register 4"
|
|
group c15:0x35CF--0x35CF
|
|
line.long 0x00 "DCMVR5,Data Cache Master Valid Register 5"
|
|
group c15:0x36CF--0x36CF
|
|
line.long 0x00 "DCMVR6,Data Cache Master Valid Register 6"
|
|
group c15:0x37CF--0x37CF
|
|
line.long 0x00 "DCMVR7,Data Cache Master Valid Register 7"
|
|
group c15:0x308F--0x308F
|
|
line.long 0x00 "ICMVR0,Instruction Cache Master Valid Register 0"
|
|
group c15:0x318F--0x318F
|
|
line.long 0x00 "ICMVR1,Instruction Cache Master Valid Register 1"
|
|
group c15:0x328F--0x328F
|
|
line.long 0x00 "ICMVR2,Instruction Cache Master Valid Register 2"
|
|
group c15:0x338F--0x338F
|
|
line.long 0x00 "ICMVR3,Instruction Cache Master Valid Register 3"
|
|
group c15:0x348F--0x348F
|
|
line.long 0x00 "ICMVR4,Instruction Cache Master Valid Register 4"
|
|
group c15:0x358F--0x358F
|
|
line.long 0x00 "ICMVR5,Instruction Cache Master Valid Register 5"
|
|
group c15:0x368F--0x368F
|
|
line.long 0x00 "ICMVR6,Instruction Cache Master Valid Register 6"
|
|
group c15:0x378F--0x378F
|
|
line.long 0x00 "ICMVR7,Instruction Cache Master Valid Register 7"
|
|
group c15:0x527F--0x527F
|
|
line.long 0x00 "TLBLAR,TLB Lockdown Attributes Register"
|
|
bitfld.long 0x00 30.--31. " AP3 ,Sub-page access permissions for the fourth sub-page" "0,1,2,3"
|
|
bitfld.long 0x00 28.--29. " AP2 ,Sub-page access permissions for the third sub-page" "0,1,2,3"
|
|
textline " "
|
|
bitfld.long 0x00 26.--27. " AP1 ,Sub-page access permissions for the second sub-page" "0,1,2,3"
|
|
bitfld.long 0x00 25. " SPV ,Page Table Entry Sub-Pages Support" "Not valid,Valid"
|
|
textline " "
|
|
bitfld.long 0x00 7.--10. " DOMAIN ,Domain Number for the Page Table Entry" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
bitfld.long 0x00 6. " XN ,Execute Never Attribute" "Can,Cannot"
|
|
textline " "
|
|
bitfld.long 0x00 0. " S ,Memory Region Shareable" "Not shared,Shared"
|
|
textline " "
|
|
bitfld.long 0x00 1.--5. " TEX_C_B ,TEX[2:0]/C/B Bits" "Strongly ordered,Shared device,Outer/inner Write throught/not allocated,Outer/inner write back/not allocated,Outer/inner noncachable,Reserved,Reserved,Reserved,Non shared device,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Reserved,Noncachable,Noncachable/write back/allocated,Noncachable/write through/not allocated,Noncachable/write back/not allocated,Write back/allocated/noncachable,Write back/allocated,Write back/through/allocated/not allocated,Write back/allocated/not allocated,Write through/not allocated/noncachable,Write through/back/not allocated/allocated,Write through/not allocated,Write through/back/not allocated,Write back/not allocated/noncachable,Write back/not allocated/allocated,Write back/through/not allocated/,write back/not allocated"
|
|
textline " "
|
|
bitfld.long 0x00 0. " S ,Memory region shareable" "Not shared,Shared"
|
|
group c15:0x524F--0x524F
|
|
line.long 0x00 "TLBLIR,TLB Lockdown Index Register"
|
|
bitfld.long 0x00 0.--2. " Index ,TLB Lockdown Entrie to Read or Write Select" "0,1,2,3,4,5,6,7"
|
|
group c15:0x526F--0x526F
|
|
line.long 0x00 "TLBLPAR,TLB Lockdown PA Register"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. " PA ,PA of This Page Table Entry"
|
|
bitfld.long 0x00 9. " NSA ,Memory Accesses Types" "Secure,Non-Secure"
|
|
textline " "
|
|
bitfld.long 0x00 8. " NSTID ,Page Table Entry Type" "Secure,Non-Secure"
|
|
bitfld.long 0x00 6.--7. " SIZE ,Size of the Memory Region" "16MB supersection,4KB page,64KB page,1M section"
|
|
textline " "
|
|
bitfld.long 0x00 1.--3. " APX/AP ,Access permissions extension bit/Access permissions" "No access,Supervisor RW,Supervisor RW/User R,Full access,No access,Supervisor R,Supervisor/User R,Supervisor/User R"
|
|
bitfld.long 0x00 0. " V ,Page Table Entry Valid" "Not valid,Valid"
|
|
group c15:0x525F--0x525F
|
|
line.long 0x00 "TLBLVAR,TLB Lockdown VA Register"
|
|
hexmask.long.tbyte 0x00 12.--31. 1. " VA ,VA of This Page Table Entry"
|
|
bitfld.long 0x00 9. " G ,Page Table Entry Status" "Application-specific,Global"
|
|
textline " "
|
|
hexmask.long.byte 0x00 0.--7. 1. " ASID ,ASID for Application-Specific Page Table Entries"
|
|
tree.end
|
|
width 0x7
|
|
tree "Debug"
|
|
rgroup c14:0x0000++0x00
|
|
line.long 0x00 "DIDR,Debug ID Register"
|
|
bitfld.long 0x00 28.--31. " WRP ,Number of Watchpoint Register Pairs" "1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16"
|
|
bitfld.long 0x00 24.--27. " BRP ,Number of Breakpoint Register Pairs" "Reserved,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16"
|
|
bitfld.long 0x00 20.--23. " CONTEXT ,Number of Breakpoint Register Pairs with context ID comparison capability" "1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16"
|
|
textline " "
|
|
bitfld.long 0x00 16.--19. " VERSION ,Debug architecture version" "Reserved,Reserved,v6.1,?..."
|
|
bitfld.long 0x00 12.--15. " DAR ,Debug architecture revision" "Reserved,TrustZone,?..."
|
|
bitfld.long 0x00 4.--7. " VARIANT ,Implementation-defined variant number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
textline " "
|
|
bitfld.long 0x00 0.--3. " REVISION ,Implementation-defined revision number" "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15"
|
|
group c14:0x0010++0x00
|
|
line.long 0x00 "DSCR,Debug Status and Control Register"
|
|
bitfld.long 0x00 30. " RDTRFULL ,The rDTRfull flag" "Empty,Full"
|
|
bitfld.long 0x00 29. " WDTRFULL ,The wDTRfull flag" "Empty,Full"
|
|
bitfld.long 0x00 19. " IDAI ,Imprecise Data Aborts Ignored" "No Debug,DMB operation"
|
|
textline " "
|
|
bitfld.long 0x00 18. " NSWS ,Non-Secure World Status bit" "Secure,Non-Secure"
|
|
bitfld.long 0x00 17. " SPNIDEN ,SPNIDEN Input Pin State" "High,Low"
|
|
bitfld.long 0x00 16. " SPIDEN ,SPNIDEN Input Pin State" "High,Low"
|
|
textline " "
|
|
bitfld.long 0x00 15. " MDME ,The Monitor debug-mode enable bit" "Disabled,Enabled"
|
|
bitfld.long 0x00 14. " MS ,Mode select bit" "Monitor,Halt"
|
|
bitfld.long 0x00 13. " EARMIE ,Execute ARM instruction enable bit" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 12. " UMACCC ,User mode access to comms channel control bit" "Enabled,Disabled"
|
|
bitfld.long 0x00 11. " INT ,Interrupts bit" "Enabled,Disabled"
|
|
bitfld.long 0x00 10. " DBGACK ,DbgAck bit" "No effect,HIGH"
|
|
textline " "
|
|
bitfld.long 0x00 9. " PD ,Powerdown disable" "LOW,HIGH"
|
|
bitfld.long 0x00 8. " SU ,Sticky Undefined bit" "Not occurred,Occurred"
|
|
bitfld.long 0x00 7. " SIDA ,Sticky imprecise Data Aborts bit" "Not occurred,Occurred"
|
|
textline " "
|
|
bitfld.long 0x00 6. " SPDA ,Sticky precise Data Abort bit" "Not occurred,Occurred"
|
|
bitfld.long 0x00 2.--5. " ME ,Method of entry bits" "Halt DBGTAP,Breakpoint,Watchpoint,BKPT,EDBGRQ,Vector catch,?..."
|
|
bitfld.long 0x00 1. " CR ,Core restarted bit" "Not exited,Exited"
|
|
textline " "
|
|
bitfld.long 0x00 0. " CH ,Core halted bit" "Normal,Debug"
|
|
group c14:0x0070++0x00
|
|
line.long 0x00 "VCR,Vector Catch Register"
|
|
bitfld.long 0x00 31. " FIQ ,Vector Catch Enable - FIQ in Non-Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 30. " IRQ ,Vector Catch Enable - IRQ in Non-Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 28. " DA ,Vector Catch Enable - Data Abort in Non-Secure world" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 27. " PA ,Vector Catch Enable - Prefetch Abort in Non-Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 26. " SVC ,Vector Catch Enable - SVC in Non-Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 25. " UI ,Vector Catch Enable - Undefined Instruction in Non-Secure world" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 15. " FIQ ,Vector Catch Enable - FIQ in Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 14. " IRQ ,Vector Catch Enable - IRQ in Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 12. " DA ,Vector Catch Enable - Data Abort in Secure world" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 11. " PA ,Vector Catch Enable - Prefetch Abort in Secure World" "Disabled,Enabled"
|
|
bitfld.long 0x00 10. " SMC ,Vector Catch Enable - SMC in Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 7. " FIQ ,Vector Catch Enable - FIQ in Secure world" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 6. " IRQ ,Vector Catch Enable - IRQ in Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 4. " DA ,Vector Catch Enable - Data Abort in Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " PA ,Vector Catch Enable - Prefetch Abort in Secure world" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 2. " SVC ,Vector Catch Enable - SVC in Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 1. " UI ,Vector Catch Enable - Undefined Instruction in Secure world" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " CE ,Vector Catch Enable - Reset" "Disabled,Enabled"
|
|
group c14:0x00a0++0x00
|
|
line.long 0x00 "DSCCR,Debug State Cache Control Register"
|
|
bitfld.long 0x00 2. " NWT ,Not Write-Through" "Write through,No write through"
|
|
bitfld.long 0x00 1. " NIL ,No Instruction Cache Line-Fill" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " NDL ,No Data/Unified Cache Line-Fill" "Disabled,Enabled"
|
|
group c14:0x00b0++0x00
|
|
line.long 0x00 "DSMCR,Debug State MMU Control Register"
|
|
bitfld.long 0x00 6. " NDMM ,Data/Unified Main TLB match" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 4. " NDML ,Data/Unified Main TLB load" "Disabled,Enabled"
|
|
bitfld.long 0x00 3. " NIUM ,Instruction Micro TLB match" "Disabled,Enabled"
|
|
bitfld.long 0x00 2. " NDUM ,Data/Unified Micro TLB match" "Disabled,Enabled"
|
|
textline " "
|
|
bitfld.long 0x00 1. " NIUL ,Instruction Micro TLB load and flush" "Disabled,Enabled"
|
|
bitfld.long 0x00 0. " NDUL ,Data/Unified Micro TLB load and flush" "Disabled,Enabled"
|
|
tree.end
|
|
tree "Breakpoints"
|
|
group c14:0x400++0x00
|
|
line.long 0x00 "BVR0,Breakpoint Value Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " BACID ,Breakpoint address or context ID"
|
|
group c14:0x0500++0x00
|
|
line.long 0x00 "BCR0,Breakpoint Control Register 0"
|
|
bitfld.long 0x00 21.--22. " M ,Meaning of BVR" "IMVA Match,Context ID Match,IMVA Mis-match,?..."
|
|
bitfld.long 0x00 20. " E ,Enable linking" "Disabled,Enabled"
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP number" "BRP0,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
textline " "
|
|
bitfld.long 0x00 14.--15. " SBM ,Secure breakpoint match" "Secure or Non-Secure,Non-Secure,Secure,?..."
|
|
bitfld.long 0x00 5.--8. " BAS ,Byte address select" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access" "Reserved,Privileged,User,Either"
|
|
textline " "
|
|
bitfld.long 0x00 0. " B ,Breakpoint enable" "Disabled,Enabled"
|
|
group c14:0x410++0x00
|
|
line.long 0x00 "BVR1,Breakpoint Value Register 1"
|
|
hexmask.long 0x00 0.--31. 1. " BACID ,Breakpoint address or context ID"
|
|
group c14:0x0510++0x00
|
|
line.long 0x00 "BCR1,Breakpoint Control Register 1"
|
|
bitfld.long 0x00 21.--22. " M ,Meaning of BVR" "IMVA Match,Context ID Match,IMVA Mis-match,?..."
|
|
bitfld.long 0x00 20. " E ,Enable linking" "Disabled,Enabled"
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP number" "BRP0,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
textline " "
|
|
bitfld.long 0x00 14.--15. " SBM ,Secure breakpoint match" "Secure or Non-Secure,Non-Secure,Secure,?..."
|
|
bitfld.long 0x00 5.--8. " BAS ,Byte address select" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access" "Reserved,Privileged,User,Either"
|
|
textline " "
|
|
bitfld.long 0x00 0. " B ,Breakpoint enable" "Disabled,Enabled"
|
|
group c14:0x420++0x00
|
|
line.long 0x00 "BVR2,Breakpoint Value Register 2"
|
|
hexmask.long 0x00 0.--31. 1. " BACID ,Breakpoint address or context ID"
|
|
group c14:0x0520++0x00
|
|
line.long 0x00 "BCR2,Breakpoint Control Register 2"
|
|
bitfld.long 0x00 21.--22. " M ,Meaning of BVR" "IMVA Match,Context ID Match,IMVA Mis-match,?..."
|
|
bitfld.long 0x00 20. " E ,Enable linking" "Disabled,Enabled"
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP number" "BRP0,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
textline " "
|
|
bitfld.long 0x00 14.--15. " SBM ,Secure breakpoint match" "Secure or Non-Secure,Non-Secure,Secure,?..."
|
|
bitfld.long 0x00 5.--8. " BAS ,Byte address select" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access" "Reserved,Privileged,User,Either"
|
|
textline " "
|
|
bitfld.long 0x00 0. " B ,Breakpoint enable" "Disabled,Enabled"
|
|
group c14:0x430++0x00
|
|
line.long 0x00 "BVR3,Breakpoint Value Register 3"
|
|
hexmask.long 0x00 0.--31. 1. " BACID ,Breakpoint address or context ID"
|
|
group c14:0x0530++0x00
|
|
line.long 0x00 "BCR3,Breakpoint Control Register 3"
|
|
bitfld.long 0x00 21.--22. " M ,Meaning of BVR" "IMVA Match,Context ID Match,IMVA Mis-match,?..."
|
|
bitfld.long 0x00 20. " E ,Enable linking" "Disabled,Enabled"
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP number" "BRP0,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
textline " "
|
|
bitfld.long 0x00 14.--15. " SBM ,Secure breakpoint match" "Secure or Non-Secure,Non-Secure,Secure,?..."
|
|
bitfld.long 0x00 5.--8. " BAS ,Byte address select" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access" "Reserved,Privileged,User,Either"
|
|
textline " "
|
|
bitfld.long 0x00 0. " B ,Breakpoint enable" "Disabled,Enabled"
|
|
group c14:0x440++0x00
|
|
line.long 0x00 "BVR4,Breakpoint Value Register 4"
|
|
hexmask.long 0x00 0.--31. 1. " BACID ,Breakpoint address or context ID"
|
|
group c14:0x0540++0x00
|
|
line.long 0x00 "BCR4,Breakpoint Control Register 4"
|
|
bitfld.long 0x00 21.--22. " M ,Meaning of BVR" "IMVA Match,Context ID Match,IMVA Mis-match,?..."
|
|
bitfld.long 0x00 20. " E ,Enable linking" "Disabled,Enabled"
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP number" "BRP0,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
textline " "
|
|
bitfld.long 0x00 14.--15. " SBM ,Secure breakpoint match" "Secure or Non-Secure,Non-Secure,Secure,?..."
|
|
bitfld.long 0x00 5.--8. " BAS ,Byte address select" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access" "Reserved,Privileged,User,Either"
|
|
textline " "
|
|
bitfld.long 0x00 0. " B ,Breakpoint enable" "Disabled,Enabled"
|
|
group c14:0x450++0x00
|
|
line.long 0x00 "BVR5,Breakpoint Value Register 5"
|
|
hexmask.long 0x00 0.--31. 1. " BACID ,Breakpoint address or context ID"
|
|
group c14:0x0550++0x00
|
|
line.long 0x00 "BCR5,Breakpoint Control Register 5"
|
|
bitfld.long 0x00 21.--22. " M ,Meaning of BVR" "IMVA Match,Context ID Match,IMVA Mis-match,?..."
|
|
bitfld.long 0x00 20. " E ,Enable linking" "Disabled,Enabled"
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP number" "BRP0,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
textline " "
|
|
bitfld.long 0x00 14.--15. " SBM ,Secure breakpoint match" "Secure or Non-Secure,Non-Secure,Secure,?..."
|
|
bitfld.long 0x00 5.--8. " BAS ,Byte address select" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access" "Reserved,Privileged,User,Either"
|
|
textline " "
|
|
bitfld.long 0x00 0. " B ,Breakpoint enable" "Disabled,Enabled"
|
|
tree.end
|
|
tree "Watchpoints"
|
|
group c14:0x0600++0x00
|
|
line.long 0x00 "WVR0,Watchpoint Value Register 0"
|
|
hexmask.long 0x00 0.--31. 1. " WA ,Watchpoint address"
|
|
group c14:0x0700++0x00
|
|
line.long 0x00 "WCR0,Watchpoint Control Register 0"
|
|
bitfld.long 0x00 20. " E ,Enable linking bit" "Disabled,Enabled"
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP" "BRP0,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWM ,Secure watchpoint match" "Secure or Non-Secure,Non-Secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x00 5.--8. " BAS ,Byte address select" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
bitfld.long 0x00 3.--4. " L/S ,Load/store access" "Reserved,Load,Store,Either"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access" "Reserved,Privileged,User,Either"
|
|
textline " "
|
|
bitfld.long 0x00 0. " W ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x0610++0x00
|
|
line.long 0x00 "WVR1,Watchpoint Value Register 1"
|
|
hexmask.long 0x00 0.--31. 1. " WA ,Watchpoint address"
|
|
group c14:0x0710++0x00
|
|
line.long 0x00 "WCR1,Watchpoint Control Register 1"
|
|
bitfld.long 0x00 20. " E ,Enable linking bit" "Disabled,Enabled"
|
|
bitfld.long 0x00 16.--19. " LBRP ,Linked BRP" "BRP0,BRP1,BRP2,BRP3,BRP4,BRP5,BRP6,BRP7,BRP8,BRP9,BRP10,BRP11,BRP12,BRP13,BRP14,BRP15"
|
|
bitfld.long 0x00 14.--15. " SWM ,Secure watchpoint match" "Secure or Non-Secure,Non-Secure,Secure,?..."
|
|
textline " "
|
|
bitfld.long 0x00 5.--8. " BAS ,Byte address select" "0000,0001,0010,0011,0100,0101,0110,0111,1000,1001,1010,1011,1100,1101,1110,1111"
|
|
bitfld.long 0x00 3.--4. " L/S ,Load/store access" "Reserved,Load,Store,Either"
|
|
bitfld.long 0x00 1.--2. " S ,Supervisor Access" "Reserved,Privileged,User,Either"
|
|
textline " "
|
|
bitfld.long 0x00 0. " W ,Watchpoint enable" "Disabled,Enabled"
|
|
group c14:0x0060++0x00
|
|
line.long 0x00 "WFAR,Watchpoint Fault Address Register"
|
|
tree.end
|
|
width 0xB
|
|
textline ""
|