335 lines
10 KiB
Plaintext
335 lines
10 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: TMS320DM368 Specific Menu
|
|
; @Props: Released
|
|
; @Author: PEG, KRZ
|
|
; @Changelog: 2017-07-05
|
|
; 2022-10-04
|
|
; @Manufacturer: TI - Texas Instruments
|
|
; @Core: ARM926EJ-S
|
|
; @Chip: TMS320DM368
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: mentms320dm368.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""ID Registers"""
|
|
menuitem "[:chip]MMU Control and Configuration" "per , ""MMU Control and Configuration"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Cache Control and Configuration"""
|
|
menuitem "[:chip]TCM Control and Configuration" "per , ""TCM Control and Configuration"""
|
|
menuitem "[:chip]Test and Debug" "per , ""Test and Debug"""
|
|
menuitem "[:chip]ICEbreaker" "per , ""ICEbreaker"""
|
|
separator
|
|
menuitem "EMIF" "per , ""EMIF (Asynchronous External Memory Interface)"""
|
|
menuitem "DDR2/mDDR" "per , ""DDR2/mDDR Memory Controller Registers"""
|
|
popup "EDMA3"
|
|
(
|
|
menuitem "Parameter RAM" "per , ""EDMA3 (Enhanced Direct Memory Access Controller),Parameter RAM"""
|
|
menuitem "EDMA3 Channel Controller Registers" "per , ""EDMA3 (Enhanced Direct Memory Access Controller),EDMA3 Channel Controller Registers"""
|
|
menuitem "EDMA3 Transfer Controller Registers" "per , ""EDMA3 (Enhanced Direct Memory Access Controller),EDMA3 Transfer Controller Registers"""
|
|
)
|
|
menuitem "GPIO" "per , ""GPIO (General-Purpose Input/Output)"""
|
|
menuitem "I2C" "per , ""I2C (Inter-Integrated Circuit)"""
|
|
popup "MMC/SD"
|
|
(
|
|
menuitem "MMC/SD 0" "per , ""MMC/SD (Multimedia Card/Secure Digital Card Controller),MMC/SD 0"""
|
|
menuitem "MMC/SD 1" "per , ""MMC/SD (Multimedia Card/Secure Digital Card Controller),MMC/SD 1"""
|
|
)
|
|
popup "PWM"
|
|
(
|
|
menuitem "PWM 0" "per , ""PWM (Pulse-Width Modulator),PWM 0"""
|
|
menuitem "PWM 1" "per , ""PWM (Pulse-Width Modulator),PWM 1"""
|
|
menuitem "PWM 2" "per , ""PWM (Pulse-Width Modulator),PWM 2"""
|
|
menuitem "PWM 3" "per , ""PWM (Pulse-Width Modulator),PWM 3"""
|
|
)
|
|
popup "SPI"
|
|
(
|
|
menuitem "SPI 0" "per , ""SPI (Serial Peripheral Interface),SPI 0"""
|
|
menuitem "SPI 1" "per , ""SPI (Serial Peripheral Interface),SPI 1"""
|
|
menuitem "SPI 2" "per , ""SPI (Serial Peripheral Interface),SPI 2"""
|
|
menuitem "SPI 3" "per , ""SPI (Serial Peripheral Interface),SPI 3"""
|
|
menuitem "SPI 4" "per , ""SPI (Serial Peripheral Interface),SPI 4"""
|
|
)
|
|
popup "TMR"
|
|
(
|
|
menuitem "TIMER 0" "per , ""TMR (Timer/Watchdog Timer),TIMER 0"""
|
|
menuitem "TIMER 1" "per , ""TMR (Timer/Watchdog Timer),TIMER 1"""
|
|
menuitem "TIMER 2 (Watchdog)" "per , ""TMR (Timer/Watchdog Timer),TIMER 2 (Watchdog)"""
|
|
menuitem "TIMER 3" "per , ""TMR (Timer/Watchdog Timer),TIMER 3"""
|
|
menuitem "TIMER 4" "per , ""TMR (Timer/Watchdog Timer),TIMER 4"""
|
|
)
|
|
popup "UART"
|
|
(
|
|
menuitem "UART 0" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART 0"""
|
|
menuitem "UART 1" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART 1"""
|
|
)
|
|
menuitem "USB" "per , ""USB (Universal Serial Bus)"""
|
|
popup "VPSS"
|
|
(
|
|
menuitem "VPFE" "per , ""VPSS (Video Processing Subsystem),VPFE (Video Processing Front End)"""
|
|
menuitem "VPBE" "per , ""VPSS (Video Processing Subsystem),VPBE (Video Processing Back End)"""
|
|
menuitem "VPSS" "per , ""VPSS (Video Processing Subsystem),VPSS (VPSS System Configuration)"""
|
|
)
|
|
popup "PLL"
|
|
(
|
|
menuitem "PLL Controller 1" "per , ""PLL,PLL Controller 1"""
|
|
menuitem "PLL Controller 2" "per , ""PLL,PLL Controller 2"""
|
|
)
|
|
menuitem "PSC" "per , ""PSC (Power and Sleep Controller)"""
|
|
menuitem "INTC" "per , ""INTC (Interrupt Controller)"""
|
|
menuitem "SCR" "per , ""SCR (System Control Registers)"""
|
|
menuitem "HPI" "per , ""HPI (Host Port Interface)"""
|
|
popup "EMAC/MDIO"
|
|
(
|
|
menuitem "EMAC Control Module Registers" "per , ""EMAC/MDIO (Ethernet Media Access Controller/Management Data Input/Output),EMAC Control Module Registers"""
|
|
menuitem "MDIO Registers" "per , ""EMAC/MDIO (Ethernet Media Access Controller/Management Data Input/Output),MDIO Registers"""
|
|
menuitem "EMAC Registers" "per , ""EMAC/MDIO (Ethernet Media Access Controller/Management Data Input/Output),EMAC Registers"""
|
|
)
|
|
menuitem "PRTCSS" "per , ""PRTCSS (Power Management and Real-Time Clock Subsystem)"""
|
|
menuitem "VC" "per , ""VC (Voice Codec)"""
|
|
menuitem "KeyScan" "per , ""KeyScan"""
|
|
menuitem "ADCIF" "per , ""ADCIF (Analog to Digital Converter Interface)"""
|
|
menuitem "RTO" "per , ""RTO (Real Time Out Controller)"""
|
|
menuitem "McBSP" "per , ""McBSP (Multi-Channel Buffered Serial Port)"""
|
|
menuitem "FDIF" "per , ""FDIF (Face Detection Interface)"""
|
|
)
|
|
)
|