563 lines
22 KiB
Plaintext
563 lines
22 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: STM32L5 Specific Menu
|
|
; @Props: Released
|
|
; @Author: BGI, RSA, DAB, NEJ
|
|
; @Changelog: 2019-04-24 BGI
|
|
; 2022-01-28 DAB
|
|
; 2022-10-07 NEJ
|
|
; @Manufacturer: STM - ST Microelectronics N.V.
|
|
; @Core: Cortex-M33F
|
|
; @Chip: STM32L552CC, STM32L552CE, STM32L552ME, STM32L552QC, STM32L552QE,
|
|
; STM32L552RC, STM32L552RE, STM32L552VC, STM32L552VE, STM32L552ZC,
|
|
; STM32L552ZE, STM32L562CE, STM32L562ME, STM32L562QE, STM32L562RE,
|
|
; STM32L562VE, STM32L562ZE
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menstm32l5.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M33F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M33F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M33F),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]SAU;Security Attribution Unit" "per , ""Core Registers (Cortex-M33F),Security Attribution Unit (SAU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M33F),Nested Vectored Interrupt Controller (NVIC)"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M33F),Floating-point Unit (FPU)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M33F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M33F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M33F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "ADC;Analog-to-Digital Converter"
|
|
(
|
|
menuitem "ADC1" "per , ""ADC (Analog-to-Digital Converter),ADC1"""
|
|
menuitem "ADC2" "per , ""ADC (Analog-to-Digital Converter),ADC2"""
|
|
menuitem "ADC_COMMON" "per , ""ADC (Analog-to-Digital Converter),ADC_COMMON"""
|
|
menuitem "SEC_ADC1" "per , ""ADC (Analog-to-Digital Converter),SEC_ADC1"""
|
|
menuitem "SEC_ADC2" "per , ""ADC (Analog-to-Digital Converter),SEC_ADC2"""
|
|
menuitem "SEC_ADC_COMMON" "per , ""ADC (Analog-to-Digital Converter),SEC_ADC_COMMON"""
|
|
)
|
|
if (cpuis("STM32L562*"))
|
|
(
|
|
popup "AES;AES;Advanced encryption standard hardware.."
|
|
(
|
|
menuitem "AES" "per , ""AES (Advanced encryption standard hardware accelerator 1),AES"""
|
|
menuitem "SEC_AES" "per , ""AES (Advanced encryption standard hardware accelerator 1),SEC_AES"""
|
|
)
|
|
)
|
|
popup "COMP;Comparator"
|
|
(
|
|
menuitem "COMP" "per , ""COMP (Comparator),COMP"""
|
|
menuitem "SEC_COMP" "per , ""COMP (Comparator),SEC_COMP"""
|
|
)
|
|
popup "CRC;Cyclic redundancy check calculation unit"
|
|
(
|
|
menuitem "CRC" "per , ""CRC (Cyclic redundancy check calculation unit),CRC"""
|
|
menuitem "SEC_CRC" "per , ""CRC (Cyclic redundancy check calculation unit),SEC_CRC"""
|
|
)
|
|
popup "CRS;Clock recovery system"
|
|
(
|
|
menuitem "CRS" "per , ""CRS (Clock recovery system),CRS"""
|
|
menuitem "SEC_CRS" "per , ""CRS (Clock recovery system),SEC_CRS"""
|
|
)
|
|
popup "DAC"
|
|
(
|
|
menuitem "DAC" "per , ""DAC,DAC"""
|
|
menuitem "SEC_DAC" "per , ""DAC,SEC_DAC"""
|
|
)
|
|
menuitem "DBGMCU;MCU debug component" "per , ""DBGMCU (MCU debug component)"""
|
|
menuitem "DCB;Debug Control Block" "per , ""DCB (Debug Control Block)"""
|
|
popup "DFSDM;Digital filter for sigma delta modulators"
|
|
(
|
|
menuitem "DFSDM1" "per , ""DFSDM (Digital filter for sigma delta modulators),DFSDM1"""
|
|
menuitem "SEC_DFSDM1" "per , ""DFSDM (Digital filter for sigma delta modulators),SEC_DFSDM1"""
|
|
)
|
|
popup "DMA;Direct memory access controller"
|
|
(
|
|
menuitem "DMA1" "per , ""DMA (Direct memory access controller),DMA1"""
|
|
menuitem "DMA2" "per , ""DMA (Direct memory access controller),DMA2"""
|
|
menuitem "SEC_DMA1" "per , ""DMA (Direct memory access controller),SEC_DMA1"""
|
|
menuitem "SEC_DMA2" "per , ""DMA (Direct memory access controller),SEC_DMA2"""
|
|
)
|
|
popup "DMAMUX;Direct memory access Multiplexer"
|
|
(
|
|
menuitem "DMAMUX1" "per , ""DMAMUX (Direct memory access Multiplexer),DMAMUX1"""
|
|
menuitem "SEC_DMAMUX1" "per , ""DMAMUX (Direct memory access Multiplexer),SEC_DMAMUX1"""
|
|
)
|
|
popup "EXTI;External interrupt/event controller"
|
|
(
|
|
menuitem "EXTI" "per , ""EXTI (External interrupt/event controller),EXTI"""
|
|
menuitem "SEC_EXTI" "per , ""EXTI (External interrupt/event controller),SEC_EXTI"""
|
|
)
|
|
popup "FDCAN;FDCAN1"
|
|
(
|
|
menuitem "FDCAN1" "per , ""FDCAN (FDCAN1),FDCAN1"""
|
|
menuitem "SEC_FDCAN1" "per , ""FDCAN (FDCAN1),SEC_FDCAN1"""
|
|
)
|
|
popup "FLASH;Flash"
|
|
(
|
|
menuitem "FLASH" "per , ""FLASH (Flash),FLASH"""
|
|
menuitem "SEC_FLASH" "per , ""FLASH (Flash),SEC_FLASH"""
|
|
)
|
|
popup "FMC"
|
|
(
|
|
menuitem "FMC" "per , ""FMC,FMC"""
|
|
menuitem "SEC_FMC" "per , ""FMC,SEC_FMC"""
|
|
)
|
|
popup "GPIO;General Purpose I/O Ports And Peripheral I/O Lines"
|
|
(
|
|
menuitem "GPIOA" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOA"""
|
|
menuitem "GPIOB" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOB"""
|
|
menuitem "GPIOC" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOC"""
|
|
menuitem "GPIOD" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOD"""
|
|
menuitem "GPIOE" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOE"""
|
|
menuitem "GPIOF" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOF"""
|
|
menuitem "GPIOG" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOG"""
|
|
menuitem "GPIOH" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOH"""
|
|
menuitem "SEC_GPIOA" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOA"""
|
|
menuitem "SEC_GPIOB" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOB"""
|
|
menuitem "SEC_GPIOC" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOC"""
|
|
menuitem "SEC_GPIOD" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOD"""
|
|
menuitem "SEC_GPIOE" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOE"""
|
|
menuitem "SEC_GPIOF" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOF"""
|
|
menuitem "SEC_GPIOG" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOG"""
|
|
menuitem "SEC_GPIOH" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),SEC_GPIOH"""
|
|
)
|
|
popup "GTZC;MPCBB1"
|
|
(
|
|
menuitem "MPCBB1" "per , ""GTZC (MPCBB1),MPCBB1"""
|
|
menuitem "MPCBB2" "per , ""GTZC (MPCBB1),MPCBB2"""
|
|
menuitem "TZIC" "per , ""GTZC (MPCBB1),TZIC"""
|
|
menuitem "TZSC" "per , ""GTZC (MPCBB1),TZSC"""
|
|
menuitem "SEC_TZIC" "per , ""GTZC (MPCBB1),SEC_TZIC"""
|
|
menuitem "SEC_TZSC" "per , ""GTZC (MPCBB1),SEC_TZSC"""
|
|
)
|
|
popup "HASH;Hash processor"
|
|
(
|
|
menuitem "HASH" "per , ""HASH (Hash processor),HASH"""
|
|
menuitem "SEC_HASH" "per , ""HASH (Hash processor),SEC_HASH"""
|
|
)
|
|
popup "I2C;Inter-Integrated Circuit"
|
|
(
|
|
menuitem "I2C1" "per , ""I2C (Inter-Integrated Circuit),I2C1"""
|
|
menuitem "I2C2" "per , ""I2C (Inter-Integrated Circuit),I2C2"""
|
|
menuitem "I2C3" "per , ""I2C (Inter-Integrated Circuit),I2C3"""
|
|
menuitem "I2C4" "per , ""I2C (Inter-Integrated Circuit),I2C4"""
|
|
menuitem "SEC_I2C1" "per , ""I2C (Inter-Integrated Circuit),SEC_I2C1"""
|
|
menuitem "SEC_I2C2" "per , ""I2C (Inter-Integrated Circuit),SEC_I2C2"""
|
|
menuitem "SEC_I2C3" "per , ""I2C (Inter-Integrated Circuit),SEC_I2C3"""
|
|
menuitem "SEC_I2C4" "per , ""I2C (Inter-Integrated Circuit),SEC_I2C4"""
|
|
)
|
|
popup "ICACHE;ICache"
|
|
(
|
|
menuitem "ICACHE" "per , ""ICACHE (ICache),ICACHE"""
|
|
menuitem "SEC_ICACHE" "per , ""ICACHE (ICache),SEC_ICACHE"""
|
|
)
|
|
popup "IWDG;Independent watchdog"
|
|
(
|
|
menuitem "IWDG" "per , ""IWDG (Independent watchdog),IWDG"""
|
|
menuitem "SEC_IWDG" "per , ""IWDG (Independent watchdog),SEC_IWDG"""
|
|
)
|
|
popup "LPTIM;Low power timer"
|
|
(
|
|
menuitem "LPTIM1" "per , ""LPTIM (Low power timer),LPTIM1"""
|
|
menuitem "LPTIM2" "per , ""LPTIM (Low power timer),LPTIM2"""
|
|
menuitem "LPTIM3" "per , ""LPTIM (Low power timer),LPTIM3"""
|
|
menuitem "SEC_LPTIM1" "per , ""LPTIM (Low power timer),SEC_LPTIM1"""
|
|
menuitem "SEC_LPTIM2" "per , ""LPTIM (Low power timer),SEC_LPTIM2"""
|
|
menuitem "SEC_LPTIM3" "per , ""LPTIM (Low power timer),SEC_LPTIM3"""
|
|
)
|
|
popup "NVIC;Nested Vectored Interrupt Controller"
|
|
(
|
|
menuitem "NVIC" "per , ""NVIC (Nested Vectored Interrupt Controller),NVIC"""
|
|
menuitem "NVIC_STIR" "per , ""NVIC (Nested Vectored Interrupt Controller),NVIC_STIR"""
|
|
)
|
|
popup "OCTOSPI;OctoSPI"
|
|
(
|
|
menuitem "OCTOSPI1" "per , ""OCTOSPI (OctoSPI),OCTOSPI1"""
|
|
menuitem "SEC_OCTOSPI1" "per , ""OCTOSPI (OctoSPI),SEC_OCTOSPI1"""
|
|
)
|
|
popup "OPAMP;Operational amplifiers"
|
|
(
|
|
menuitem "OPAMP" "per , ""OPAMP (Operational amplifiers),OPAMP"""
|
|
menuitem "SEC_OPAMP" "per , ""OPAMP (Operational amplifiers),SEC_OPAMP"""
|
|
)
|
|
if (cpuis("STM32L562*"))
|
|
(
|
|
popup "OTFDEC;On-The-Fly Decryption engine"
|
|
(
|
|
menuitem "OTFDEC1" "per , ""OTFDEC (On-The-Fly Decryption engine),OTFDEC1"""
|
|
menuitem "SEC_OTFDEC1" "per , ""OTFDEC (On-The-Fly Decryption engine),SEC_OTFDEC1"""
|
|
)
|
|
popup "PKA"
|
|
(
|
|
menuitem "PKA" "per , ""PKA,PKA"""
|
|
menuitem "SEC_PKA" "per , ""PKA,SEC_PKA"""
|
|
)
|
|
)
|
|
popup "PWR;Power control"
|
|
(
|
|
menuitem "PWR" "per , ""PWR (Power control),PWR"""
|
|
menuitem "SEC_PWR" "per , ""PWR (Power control),SEC_PWR"""
|
|
)
|
|
popup "RCC;Reset and clock control"
|
|
(
|
|
menuitem "RCC" "per , ""RCC (Reset and clock control),RCC"""
|
|
menuitem "SEC_RCC" "per , ""RCC (Reset and clock control),SEC_RCC"""
|
|
)
|
|
popup "RNG;Random Number Generator"
|
|
(
|
|
menuitem "RNG" "per , ""RNG (Random Number Generator),RNG"""
|
|
menuitem "SEC_RNG" "per , ""RNG (Random Number Generator),SEC_RNG"""
|
|
)
|
|
popup "RTC;Real-time Counter"
|
|
(
|
|
menuitem "RTC" "per , ""RTC (Real-time Counter),RTC"""
|
|
menuitem "SEC_RTC" "per , ""RTC (Real-time Counter),SEC_RTC"""
|
|
)
|
|
popup "SAI;Serial audio interface"
|
|
(
|
|
menuitem "SAI1" "per , ""SAI (Serial audio interface),SAI1"""
|
|
menuitem "SAI2" "per , ""SAI (Serial audio interface),SAI2"""
|
|
menuitem "SEC_SAI1" "per , ""SAI (Serial audio interface),SEC_SAI1"""
|
|
menuitem "SEC_SAI2" "per , ""SAI (Serial audio interface),SEC_SAI2"""
|
|
)
|
|
popup "SDMMC;SDMMC1"
|
|
(
|
|
menuitem "SDMMC1" "per , ""SDMMC (SDMMC1),SDMMC1"""
|
|
menuitem "SEC_SDMMC1" "per , ""SDMMC (SDMMC1),SEC_SDMMC1"""
|
|
)
|
|
popup "SEC_GTZC;SEC_MPCBB1"
|
|
(
|
|
menuitem "SEC_MPCBB1" "per , ""SEC_GTZC (SEC_MPCBB1),SEC_MPCBB1"""
|
|
menuitem "SEC_MPCBB2" "per , ""SEC_GTZC (SEC_MPCBB1),SEC_MPCBB2"""
|
|
)
|
|
popup "SPI;Serial peripheral interface"
|
|
(
|
|
menuitem "SEC_SPI1" "per , ""SPI (Serial peripheral interface),SEC_SPI1"""
|
|
menuitem "SEC_SPI2" "per , ""SPI (Serial peripheral interface),SEC_SPI2"""
|
|
menuitem "SEC_SPI3" "per , ""SPI (Serial peripheral interface),SEC_SPI3"""
|
|
menuitem "SPI1" "per , ""SPI (Serial peripheral interface),SPI1"""
|
|
menuitem "SPI2" "per , ""SPI (Serial peripheral interface),SPI2"""
|
|
menuitem "SPI3" "per , ""SPI (Serial peripheral interface),SPI3"""
|
|
)
|
|
popup "SYSCFG;System configuration controller"
|
|
(
|
|
menuitem "SEC_SYSCFG" "per , ""SYSCFG (System configuration controller),SEC_SYSCFG"""
|
|
menuitem "SYSCFG" "per , ""SYSCFG (System configuration controller),SYSCFG"""
|
|
)
|
|
popup "TAMP;Tamper and backup registers"
|
|
(
|
|
menuitem "SEC_TAMP" "per , ""TAMP (Tamper and backup registers),SEC_TAMP"""
|
|
menuitem "TAMP" "per , ""TAMP (Tamper and backup registers),TAMP"""
|
|
)
|
|
popup "TIM;Advanced-timers"
|
|
(
|
|
menuitem "SEC_TIM1" "per , ""TIM (Advanced-timers),SEC_TIM1"""
|
|
menuitem "SEC_TIM2" "per , ""TIM (Advanced-timers),SEC_TIM2"""
|
|
menuitem "SEC_TIM3" "per , ""TIM (Advanced-timers),SEC_TIM3"""
|
|
menuitem "SEC_TIM4" "per , ""TIM (Advanced-timers),SEC_TIM4"""
|
|
menuitem "SEC_TIM5" "per , ""TIM (Advanced-timers),SEC_TIM5"""
|
|
menuitem "SEC_TIM6" "per , ""TIM (Advanced-timers),SEC_TIM6"""
|
|
menuitem "SEC_TIM7" "per , ""TIM (Advanced-timers),SEC_TIM7"""
|
|
menuitem "SEC_TIM8" "per , ""TIM (Advanced-timers),SEC_TIM8"""
|
|
menuitem "SEC_TIM15" "per , ""TIM (Advanced-timers),SEC_TIM15"""
|
|
menuitem "SEC_TIM16" "per , ""TIM (Advanced-timers),SEC_TIM16"""
|
|
menuitem "SEC_TIM17" "per , ""TIM (Advanced-timers),SEC_TIM17"""
|
|
menuitem "TIM1" "per , ""TIM (Advanced-timers),TIM1"""
|
|
menuitem "TIM2" "per , ""TIM (Advanced-timers),TIM2"""
|
|
menuitem "TIM3" "per , ""TIM (Advanced-timers),TIM3"""
|
|
menuitem "TIM4" "per , ""TIM (Advanced-timers),TIM4"""
|
|
menuitem "TIM5" "per , ""TIM (Advanced-timers),TIM5"""
|
|
menuitem "TIM6" "per , ""TIM (Advanced-timers),TIM6"""
|
|
menuitem "TIM7" "per , ""TIM (Advanced-timers),TIM7"""
|
|
menuitem "TIM8" "per , ""TIM (Advanced-timers),TIM8"""
|
|
menuitem "TIM15" "per , ""TIM (Advanced-timers),TIM15"""
|
|
menuitem "TIM16" "per , ""TIM (Advanced-timers),TIM16"""
|
|
menuitem "TIM17" "per , ""TIM (Advanced-timers),TIM17"""
|
|
)
|
|
popup "TSC;Touch sensing controller"
|
|
(
|
|
menuitem "SEC_TSC" "per , ""TSC (Touch sensing controller),SEC_TSC"""
|
|
menuitem "TSC" "per , ""TSC (Touch sensing controller),TSC"""
|
|
)
|
|
popup "UCPD;USB Power Delivery interface"
|
|
(
|
|
menuitem "SEC_UCPD1" "per , ""UCPD (USB Power Delivery interface),SEC_UCPD1"""
|
|
menuitem "UCPD1" "per , ""UCPD (USB Power Delivery interface),UCPD1"""
|
|
)
|
|
popup "USART;Universal synchronous asynchronous receiver transmitter"
|
|
(
|
|
menuitem "LPUART1" "per , ""USART (Universal synchronous asynchronous receiver transmitter),LPUART1"""
|
|
menuitem "SEC_LPUART1" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_LPUART1"""
|
|
menuitem "SEC_UART4" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_UART4"""
|
|
menuitem "SEC_UART5" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_UART5"""
|
|
menuitem "SEC_USART1" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_USART1"""
|
|
menuitem "SEC_USART2" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_USART2"""
|
|
menuitem "SEC_USART3" "per , ""USART (Universal synchronous asynchronous receiver transmitter),SEC_USART3"""
|
|
menuitem "UART4" "per , ""USART (Universal synchronous asynchronous receiver transmitter),UART4"""
|
|
menuitem "UART5" "per , ""USART (Universal synchronous asynchronous receiver transmitter),UART5"""
|
|
menuitem "USART1" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART1"""
|
|
menuitem "USART2" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART2"""
|
|
menuitem "USART3" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART3"""
|
|
)
|
|
popup "USB;Universal Serial Bus"
|
|
(
|
|
menuitem "SEC_USB" "per , ""USB (Universal Serial Bus),SEC_USB"""
|
|
menuitem "USB" "per , ""USB (Universal Serial Bus),USB"""
|
|
)
|
|
popup "VREF;Voltage reference buffer"
|
|
(
|
|
menuitem "SEC_VREFBUF" "per , ""VREF (Voltage reference buffer),SEC_VREFBUF"""
|
|
menuitem "VREFBUF" "per , ""VREF (Voltage reference buffer),VREFBUF"""
|
|
)
|
|
popup "WWDG;System window watchdog"
|
|
(
|
|
menuitem "SEC_WWDG" "per , ""WWDG (System window watchdog),SEC_WWDG"""
|
|
menuitem "WWDG" "per , ""WWDG (System window watchdog),WWDG"""
|
|
)
|
|
)
|
|
)
|