477 lines
22 KiB
Plaintext
477 lines
22 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: RZA2M Specific Menu
|
|
; @Props: Released
|
|
; @Author: KOF, JUS, PID, PAK
|
|
; @Changelog: 2020-10-16 KOF
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Core: Cortex-A9
|
|
; @Chip: R7S921040, R7S921041, R7S921042, R7S921043, R7S921045, R7S921046,
|
|
; R7S921047, R7S921048, R7S921051, R7S921052, R7S921053, R7S921056,
|
|
; R7S921057, R7S921058
|
|
; @Copyright: (C) 1989-2020 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menrza2m.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A9MPCore)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-A9MPCore),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-A9MPCore),System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit" "per , ""Core Registers (Cortex-A9MPCore),Memory Management Unit"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-A9MPCore),Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-A9MPCore),System Performance Monitor"""
|
|
menuitem "[:chip]Preload Engine" "per , ""Core Registers (Cortex-A9MPCore),Preload Engine"""
|
|
menuitem "[:chip]NEON" "per , ""Core Registers (Cortex-A9MPCore),NEON"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-A9MPCore),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-A9MPCore),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-A9MPCore),Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Snoop Control Unit (SCU)" "per , ""Core Registers (Cortex-A9MPCore),Snoop Control Unit (SCU)"""
|
|
menuitem "[:chip]Timer and Watchdog Blocks" "per , ""Core Registers (Cortex-A9MPCore),Timer and Watchdog Blocks"""
|
|
menuitem "[:chip]Interrupt Controller (PL-390)" "per , ""Core Registers (Cortex-A9MPCore),Interrupt Controller (PL-390)"""
|
|
)
|
|
separator
|
|
menuitem "LSIIB;LSI Internal Bus" "per , ""LSIIB (LSI Internal Bus)"""
|
|
menuitem "CPG;Clock Pulse Generator" "per , ""CPG (Clock Pulse Generator)"""
|
|
menuitem "INTC;Interrupt Controller" "per , ""INTC (Interrupt Controller)"""
|
|
menuitem "BSC;Bus State Controller" "per , ""BSC (Bus State Controller)"""
|
|
popup "DMAC;Direct Memory Address Controller"
|
|
(
|
|
popup "Secure"
|
|
(
|
|
menuitem "Channel 0" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 0"""
|
|
menuitem "Channel 1" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 1"""
|
|
menuitem "Channel 2" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 2"""
|
|
menuitem "Channel 3" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 3"""
|
|
menuitem "Channel 4" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 4"""
|
|
menuitem "Channel 5" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 5"""
|
|
menuitem "Channel 6" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 6"""
|
|
menuitem "Channel 7" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 7"""
|
|
menuitem "Channel 8" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 8"""
|
|
menuitem "Channel 9" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 9"""
|
|
menuitem "Channel 10" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 10"""
|
|
menuitem "Channel 11" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 11"""
|
|
menuitem "Channel 12" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 12"""
|
|
menuitem "Channel 13" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 13"""
|
|
menuitem "Channel 14" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 14"""
|
|
menuitem "Channel 15" "per , ""DMAC (Direct Memory Address Controller),Secure,Channel 15"""
|
|
menuitem "Common Registers" "per , ""DMAC (Direct Memory Address Controller),Secure,Common Registers"""
|
|
)
|
|
popup "Non-secure"
|
|
(
|
|
menuitem "Channel 0" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 0"""
|
|
menuitem "Channel 1" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 1"""
|
|
menuitem "Channel 2" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 2"""
|
|
menuitem "Channel 3" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 3"""
|
|
menuitem "Channel 4" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 4"""
|
|
menuitem "Channel 5" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 5"""
|
|
menuitem "Channel 6" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 6"""
|
|
menuitem "Channel 7" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 7"""
|
|
menuitem "Channel 8" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 8"""
|
|
menuitem "Channel 9" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 9"""
|
|
menuitem "Channel 10" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 10"""
|
|
menuitem "Channel 11" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 11"""
|
|
menuitem "Channel 12" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 12"""
|
|
menuitem "Channel 13" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 13"""
|
|
menuitem "Channel 14" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 14"""
|
|
menuitem "Channel 15" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Channel 15"""
|
|
menuitem "Common Registers" "per , ""DMAC (Direct Memory Address Controller),Non-secure,Common Registers"""
|
|
)
|
|
)
|
|
popup "MTU3a;Multi-Function Timer Pulse Unit 3"
|
|
(
|
|
menuitem "Channel 0" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 0"""
|
|
menuitem "Channel 1" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 1"""
|
|
menuitem "Channel 2" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 2"""
|
|
menuitem "Channel 3" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 3"""
|
|
menuitem "Channel 4" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 4"""
|
|
menuitem "Channel 5" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 5"""
|
|
menuitem "Channel 6" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 6"""
|
|
menuitem "Channel 7" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 7"""
|
|
menuitem "Channel 8" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Channel 8"""
|
|
menuitem "Common Registers" "per , ""MTU3a (Multi-Function Timer Pulse Unit 3),Common Registers"""
|
|
)
|
|
menuitem "POE3;Port Output Enable 3" "per , ""POE3 (Port Output Enable 3)"""
|
|
popup "GPT;General PWM Timer"
|
|
(
|
|
menuitem "Channel 0" "per , ""GPT (General PWM Timer),Channel 0"""
|
|
menuitem "Channel 1" "per , ""GPT (General PWM Timer),Channel 1"""
|
|
menuitem "Channel 2" "per , ""GPT (General PWM Timer),Channel 2"""
|
|
menuitem "Channel 3" "per , ""GPT (General PWM Timer),Channel 3"""
|
|
menuitem "Channel 4" "per , ""GPT (General PWM Timer),Channel 4"""
|
|
menuitem "Channel 5" "per , ""GPT (General PWM Timer),Channel 5"""
|
|
menuitem "Channel 6" "per , ""GPT (General PWM Timer),Channel 6"""
|
|
menuitem "Channel 7" "per , ""GPT (General PWM Timer),Channel 7"""
|
|
menuitem "Common Registers" "per , ""GPT (General PWM Timer),Common Registers"""
|
|
)
|
|
menuitem "POEG;Port Output Enable for GPT" "per , ""POEG (Port Output Enable for GPT)"""
|
|
popup "OSTM;OS Timer"
|
|
(
|
|
menuitem "OSTM0" "per , ""OSTM (OS Timer),OSTM0"""
|
|
menuitem "OSTM1" "per , ""OSTM (OS Timer),OSTM1"""
|
|
menuitem "OSTM2" "per , ""OSTM (OS Timer),OSTM2"""
|
|
)
|
|
menuitem "WT;Watchdog Timer" "per , ""WT (Watchdog Timer)"""
|
|
popup "RTC;Realtime Clock"
|
|
(
|
|
menuitem "RTC0" "per , ""RTC (Realtime Clock),RTC0"""
|
|
menuitem "RTC1" "per , ""RTC (Realtime Clock),RTC1"""
|
|
)
|
|
popup "SCIFA;Serial Communications Interface With FIFO"
|
|
(
|
|
menuitem "Channel 0" "per , ""SCIFA (Serial Communications Interface With FIFO),Channel 0"""
|
|
menuitem "Channel 1" "per , ""SCIFA (Serial Communications Interface With FIFO),Channel 1"""
|
|
menuitem "Channel 2" "per , ""SCIFA (Serial Communications Interface With FIFO),Channel 2"""
|
|
menuitem "Channel 3" "per , ""SCIFA (Serial Communications Interface With FIFO),Channel 3"""
|
|
menuitem "Channel 4" "per , ""SCIFA (Serial Communications Interface With FIFO),Channel 4"""
|
|
)
|
|
popup "SCIg;Serial Communications Interface"
|
|
(
|
|
menuitem "Channel 0" "per , ""SCIg (Serial Communications Interface),Channel 0"""
|
|
menuitem "Channel 1" "per , ""SCIg (Serial Communications Interface),Channel 1"""
|
|
)
|
|
popup "RSPI;Renesas Serial Peripheral Interface"
|
|
(
|
|
menuitem "Channel 0" "per , ""RSPI (Renesas Serial Peripheral Interface),Channel 0"""
|
|
menuitem "Channel 1" "per , ""RSPI (Renesas Serial Peripheral Interface),Channel 1"""
|
|
menuitem "Channel 2" "per , ""RSPI (Renesas Serial Peripheral Interface),Channel 2"""
|
|
)
|
|
menuitem "SPI;SPI Multi I/O Bus Controller" "per , ""SPI (SPI Multi I/O Bus Controller)"""
|
|
menuitem "HBC;HyperBus Controller" "per , ""HBC (HyperBus Controller)"""
|
|
menuitem "OMC;Octa Memory Controller" "per , ""OMC (Octa Memory Controller)"""
|
|
popup "RIIC;I2C Bus Interface"
|
|
(
|
|
menuitem "RIIC 0" "per , ""RIIC (I2C Bus Interface),RIIC 0"""
|
|
menuitem "RIIC 1" "per , ""RIIC (I2C Bus Interface),RIIC 1"""
|
|
menuitem "RIIC 2" "per , ""RIIC (I2C Bus Interface),RIIC 2"""
|
|
menuitem "RIIC 3" "per , ""RIIC (I2C Bus Interface),RIIC 3"""
|
|
)
|
|
popup "SSIF-2;Serial Sound Interface"
|
|
(
|
|
menuitem "Channel 0" "per , ""SSIF-2 (Serial Sound Interface),Channel 0"""
|
|
menuitem "Channel 1" "per , ""SSIF-2 (Serial Sound Interface),Channel 1"""
|
|
menuitem "Channel 2" "per , ""SSIF-2 (Serial Sound Interface),Channel 2"""
|
|
menuitem "Channel 3" "per , ""SSIF-2 (Serial Sound Interface),Channel 3"""
|
|
)
|
|
menuitem "RS-CANFD;CANFD Interface" "per , ""RS-CANFD (CANFD Interface)"""
|
|
menuitem "SPDIF;Renesas SPDIF Interface" "per , ""SPDIF (Renesas SPDIF Interface)"""
|
|
popup "ETHERC;Ethernet Controller"
|
|
(
|
|
menuitem "ETHERC0" "per , ""ETHERC (Ethernet Controller),ETHERC0"""
|
|
menuitem "ETHERC1" "per , ""ETHERC (Ethernet Controller),ETHERC1"""
|
|
)
|
|
menuitem "EPTPCa;PRP Module For The Ethernet Controller" "per , ""EPTPCa (PRP Module For The Ethernet Controller)"""
|
|
popup "EDMAC;Ethernet DMA Controller"
|
|
(
|
|
menuitem "EDMAC0" "per , ""EDMAC (Ethernet DMA Controller),EDMAC0"""
|
|
menuitem "EDMAC1" "per , ""EDMAC (Ethernet DMA Controller),EDMAC1"""
|
|
menuitem "PTPEDMAC" "per , ""EDMAC (Ethernet DMA Controller),PTPEDMAC"""
|
|
)
|
|
menuitem "ADC;A/D Converter" "per , ""ADC (A/D Converter)"""
|
|
menuitem "NAND;NAND Flash Controller" "per , ""NAND (NAND Flash Controller)"""
|
|
popup "USBHM;USB 2.0 Host Module"
|
|
(
|
|
popup "Channel 0"
|
|
(
|
|
menuitem "OHCI" "per , ""USBHM (USB 2.0 Host Module),Channel 0,OHCI"""
|
|
menuitem "EHCI" "per , ""USBHM (USB 2.0 Host Module),Channel 0,EHCI"""
|
|
menuitem "AHB" "per , ""USBHM (USB 2.0 Host Module),Channel 0,AHB"""
|
|
menuitem "UCOM" "per , ""USBHM (USB 2.0 Host Module),Channel 0,UCOM"""
|
|
)
|
|
popup "Channel 1"
|
|
(
|
|
menuitem "OHCI" "per , ""USBHM (USB 2.0 Host Module),Channel 1,OHCI"""
|
|
menuitem "EHCI" "per , ""USBHM (USB 2.0 Host Module),Channel 1,EHCI"""
|
|
menuitem "AHB" "per , ""USBHM (USB 2.0 Host Module),Channel 1,AHB"""
|
|
menuitem "UCOM" "per , ""USBHM (USB 2.0 Host Module),Channel 1,UCOM"""
|
|
)
|
|
)
|
|
popup "USBFM;USB 2.0 Function Module"
|
|
(
|
|
menuitem "Channel 0" "per , ""USBFM (USB 2.0 Function Module),Channel 0"""
|
|
menuitem "Channel 1" "per , ""USBFM (USB 2.0 Function Module),Channel 1"""
|
|
)
|
|
popup "VDC;Video Display Controller"
|
|
(
|
|
menuitem "IC;Input Controller" "per , ""VDC (Video Display Controller),IC (Input Controller)"""
|
|
menuitem "SC;Scaler" "per , ""VDC (Video Display Controller),SC (Scaler)"""
|
|
menuitem "IQI;Image Quality Improver" "per , ""VDC (Video Display Controller),IQI (Image Quality Improver)"""
|
|
menuitem "IS;Image Synthesizer" "per , ""VDC (Video Display Controller),IS (Image Synthesizer)"""
|
|
menuitem "GAM;Output Controller" "per , ""VDC (Video Display Controller),GAM (Output Controller)"""
|
|
menuitem "SYSCNT;System Controller" "per , ""VDC (Video Display Controller),SYSCNT (System Controller)"""
|
|
)
|
|
menuitem "LVDS;LVDS Output Interface" "per , ""LVDS (LVDS Output Interface)"""
|
|
menuitem "DRW;2D Drawing Engine" "per , ""DRW (2D Drawing Engine)"""
|
|
menuitem "SPEA;Sprite Engine" "per , ""SPEA (Sprite Engine)"""
|
|
menuitem "JCU;JPEG Codec Unit" "per , ""JCU (JPEG Codec Unit)"""
|
|
popup "CEU;Capture Engine Unit"
|
|
(
|
|
menuitem "Plane A" "per , ""CEU (Capture Engine Unit),Plane A"""
|
|
menuitem "Plane B" "per , ""CEU (Capture Engine Unit),Plane B"""
|
|
menuitem "Mirror" "per , ""CEU (Capture Engine Unit),Mirror"""
|
|
)
|
|
menuitem "MIPICSI2;MIPI CSI2 Interface" "per , ""MIPICSI2 (MIPI CSI2 Interface)"""
|
|
menuitem "VIM;Video Input Module" "per , ""VIM (Video Input Module)"""
|
|
popup "SD/MMC;Host Interface"
|
|
(
|
|
popup "SD/MMC Channels"
|
|
(
|
|
menuitem "Channel 0" "per , ""SD/MMC Host Interface,SD/MMC Channels,Channel 0"""
|
|
menuitem "Channel 1" "per , ""SD/MMC Host Interface,SD/MMC Channels,Channel 1"""
|
|
)
|
|
popup "SCC Channels"
|
|
(
|
|
menuitem "Channel 0" "per , ""SD/MMC Host Interface,SCC Channels,Channel 0"""
|
|
menuitem "Channel 1" "per , ""SD/MMC Host Interface,SCC Channels,Channel 1"""
|
|
)
|
|
)
|
|
menuitem "GPIO;General Port Input Output" "per , ""GPIO (General Port Input Output)"""
|
|
menuitem "PDM;Power-Down Modes" "per , ""PDM (Power-Down Modes)"""
|
|
popup "DI;Debugger Interface"
|
|
(
|
|
; menuitem "Boundary-Scan Tap Controller Registers" "per , ""Boundary-Scan Tap Controller Registers"""
|
|
menuitem "ICE Registers" "per , ""DI (Debugger Interface),ICE Registers"""
|
|
)
|
|
)
|
|
)
|