394 lines
15 KiB
Plaintext
394 lines
15 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: RM57L Specific Menu
|
|
; @Props: Released
|
|
; @Author: ASK, LSD, JRK
|
|
; @Changelog: 2016-05-10 ASK
|
|
; 2016-05-18 LSD
|
|
; @Manufacturer: TI - Texas Instruments
|
|
; @Core: Cortex-R5
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menrm57l.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-R5F)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-R5F),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-R5F),System Control and Configuration"""
|
|
menuitem "[:chip]MPU Control and Configuration" "per , ""Core Registers (Cortex-R5F),MPU Control and Configuration"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-R5F),Cache Control and Configuration"""
|
|
menuitem "[:chip]TCM Control and Configuration" "per , ""Core Registers (Cortex-R5F),TCM Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-R5F),System Performance Monitor"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-R5F),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-R5F),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-R5F),Watchpoint Control Registers"""
|
|
)
|
|
separator
|
|
menuitem "SCM;(SCR Control Module)" "per , ""SCM (SCR Control Module)"""
|
|
menuitem "Interconnect;(SDC MMR Registers)" "per , ""Interconnect (SDC MMR Registers)"""
|
|
menuitem "PMM;(Power Management Module)" "per , ""PMM (Power Management Module)"""
|
|
menuitem "IOMM;(I/O Multiplexing and Control Module)" "per , ""IOMM (I/O Multiplexing and Control Module)"""
|
|
popup "L2FMC;(F021 Level 2 Flash Module Controller)"
|
|
(
|
|
menuitem "Flash Control Registers" "per , ""L2FMC (F021 Level 2 Flash Module Controller),Flash Control Registers"""
|
|
menuitem "POM;(Parameter Overlay Module)" "per , ""L2FMC (F021 Level 2 Flash Module Controller),POM (Parameter Overlay Module)"""
|
|
)
|
|
menuitem "L2RAMW;(Level 2 RAM)" "per , ""L2RAMW (Level 2 RAM)"""
|
|
menuitem "PBIST;(Programmable Built-In Self-Test)" "per , ""PBIST (Programmable Built-In Self-Test)"""
|
|
popup "STC;(Self-Test Controller)"
|
|
(
|
|
menuitem "STC 1" "per , ""STC (Self-Test Controller),STC 1"""
|
|
menuitem "STC 2" "per , ""STC (Self-Test Controller),STC 2"""
|
|
)
|
|
popup "NMPU;(System Memory Protection Unit)"
|
|
(
|
|
menuitem "CPGMAC" "per , ""NMPU (System Memory Protection Unit),CPGMAC"""
|
|
menuitem "PS_SCR_S" "per , ""NMPU (System Memory Protection Unit),PS_SCR_S"""
|
|
menuitem "DMA Port A" "per , ""NMPU (System Memory Protection Unit),DMA Port A"""
|
|
)
|
|
menuitem "EPC;(Error Profiling Controller)" "per , ""EPC (Error Profiling Controller)"""
|
|
menuitem "CCM-R5F;(CPU Compare Module for Cortex-R5F)" "per , ""CCM-R5F (CPU Compare Module for Cortex-R5F)"""
|
|
menuitem "PLL;(Phase-Locked Loop)" "per , ""PLL (Phase-Locked Loop)"""
|
|
menuitem "LPOCLKDET;(Low-Power Oscillator and Clock Detect)" "per , ""LPOCLKDET (Low-Power Oscillator and Clock Detect)"""
|
|
popup "DCC;(Dual-Clock Comparator)"
|
|
(
|
|
menuitem "DCC1" "per , ""DCC (Dual-Clock Comparator),DCC1"""
|
|
menuitem "DCC2" "per , ""DCC (Dual-Clock Comparator),DCC2"""
|
|
)
|
|
menuitem "ESM;(Error Signaling Module)" "per , ""ESM (Error Signaling Module)"""
|
|
menuitem "RTI;(Real Time Interrupt)" "per , ""RTI (Real Time Interrupt)"""
|
|
popup "CRC;(Cyclic Redundancy Check Controller Module)"
|
|
(
|
|
menuitem "CRC1" "per , ""CRC (Cyclic Redundancy Check Controller Module),CRC1"""
|
|
menuitem "CRC2" "per , ""CRC (Cyclic Redundancy Check Controller Module),CRC2"""
|
|
)
|
|
menuitem "VIM;(Vectored Interrupt Manager)" "per , ""VIM (Vectored Interrupt Manager)"""
|
|
menuitem "DMA;(Direct Memory Access Controller Module)" "per , ""DMA (Direct Memory Access Controller Module)"""
|
|
menuitem "EMIF;(External Memory Interface)" "per , ""EMIF (External Memory Interface)"""
|
|
popup "ADC;(Analog to Digital Converter)"
|
|
(
|
|
menuitem "ADC1" "per , ""ADC (Analog to Digital Converter),ADC1"""
|
|
menuitem "ADC2" "per , ""ADC (Analog to Digital Converter),ADC2"""
|
|
)
|
|
popup "N2HET;(High-End Timer Module)"
|
|
(
|
|
menuitem "N2HET1" "per , ""N2HET (High-End Timer Module),N2HET1"""
|
|
menuitem "N2HET2" "per , ""N2HET (High-End Timer Module),N2HET2"""
|
|
)
|
|
popup "HTU;(High-End Timer Transfer Unit Module)"
|
|
(
|
|
menuitem "HTU1" "per , ""HTU (High-End Timer Transfer Unit Module),HTU1"""
|
|
menuitem "HTU2" "per , ""HTU (High-End Timer Transfer Unit Module),HTU2"""
|
|
)
|
|
popup "GIO;(General Purpose Input/Output Module)"
|
|
(
|
|
menuitem "GPIO" "per , ""GIO (General Purpose Input/Output Module),GPIO"""
|
|
menuitem "GPIO_A" "per , ""GIO (General Purpose Input/Output Module),GPIO_A"""
|
|
menuitem "GPIO_B" "per , ""GIO (General Purpose Input/Output Module),GPIO_B"""
|
|
)
|
|
popup "DCAN;(Controller Area Network)"
|
|
(
|
|
menuitem "DCAN1" "per , ""DCAN (Controller Area Network),DCAN1"""
|
|
menuitem "DCAN2" "per , ""DCAN (Controller Area Network),DCAN2"""
|
|
menuitem "DCAN3" "per , ""DCAN (Controller Area Network),DCAN3"""
|
|
menuitem "DCAN4" "per , ""DCAN (Controller Area Network),DCAN4"""
|
|
)
|
|
popup "MIBSPI;(Multi-Buffered Serial Peripheral Interface Module)"
|
|
(
|
|
menuitem "MIBSPI1" "per , ""MIBSPI (Multi-Buffered Serial Peripheral Interface Module),MIBSPI1"""
|
|
menuitem "MIBSPI2" "per , ""MIBSPI (Multi-Buffered Serial Peripheral Interface Module),MIBSPI2"""
|
|
menuitem "MIBSPI3" "per , ""MIBSPI (Multi-Buffered Serial Peripheral Interface Module),MIBSPI3"""
|
|
menuitem "MIBSPI4" "per , ""MIBSPI (Multi-Buffered Serial Peripheral Interface Module),MIBSPI4"""
|
|
menuitem "MIBSPI5" "per , ""MIBSPI (Multi-Buffered Serial Peripheral Interface Module),MIBSPI5"""
|
|
)
|
|
popup "SCI/LIN;(Serial Communications Interface/Local Interconnect Network Module)"
|
|
(
|
|
menuitem "SCI/LIN1" "per , ""SCI/LIN (Serial Communications Interface/Local Interconnect Network Module),SCI/LIN1"""
|
|
menuitem "SCI/LIN2" "per , ""SCI/LIN (Serial Communications Interface/Local Interconnect Network Module),SCI/LIN2"""
|
|
)
|
|
popup "SCI;(Serial Communication Interface Module)"
|
|
(
|
|
menuitem "SCI3" "per , ""SCI (Serial Communication Interface Module),SCI3"""
|
|
menuitem "SCI4" "per , ""SCI (Serial Communication Interface Module),SCI4"""
|
|
)
|
|
popup "I2C;(Inter-Integrated Circuit Module)"
|
|
(
|
|
menuitem "I2C1" "per , ""I2C (Inter-Integrated Circuit Module),I2C1"""
|
|
menuitem "I2C2" "per , ""I2C (Inter-Integrated Circuit Module),I2C2"""
|
|
)
|
|
popup "EMAC;(EMAC/MDIO Module)"
|
|
(
|
|
menuitem "Control Module Registers" "per , ""EMAC (EMAC/MDIO Module),Control Module Registers"""
|
|
menuitem "MDIO Registers" "per , ""EMAC (EMAC/MDIO Module),MDIO Registers"""
|
|
menuitem "Module Registers" "per , ""EMAC (EMAC/MDIO Module),Module Registers"""
|
|
)
|
|
popup "eCAP;(Enhanced Capture Module)"
|
|
(
|
|
menuitem "eCAP 1" "per , ""eCAP (Enhanced Capture Module),eCAP 1"""
|
|
menuitem "eCAP 2" "per , ""eCAP (Enhanced Capture Module),eCAP 2"""
|
|
menuitem "eCAP 3" "per , ""eCAP (Enhanced Capture Module),eCAP 3"""
|
|
menuitem "eCAP 4" "per , ""eCAP (Enhanced Capture Module),eCAP 4"""
|
|
menuitem "eCAP 5" "per , ""eCAP (Enhanced Capture Module),eCAP 5"""
|
|
menuitem "eCAP 6" "per , ""eCAP (Enhanced Capture Module),eCAP 6"""
|
|
)
|
|
popup "eQEP;(Enhanced QEP Module)"
|
|
(
|
|
menuitem "eQEP 1" "per , ""eQEP (Enhanced QEP Module),eQEP 1"""
|
|
menuitem "eQEP 2" "per , ""eQEP (Enhanced QEP Module),eQEP 2"""
|
|
)
|
|
popup "ePWM;(Enhanced Pulse Width Modulator)"
|
|
(
|
|
menuitem "eTPWM1" "per , ""ePWM (Enhanced Pulse Width Modulator),eTPWM1"""
|
|
menuitem "eTPWM2" "per , ""ePWM (Enhanced Pulse Width Modulator),eTPWM2"""
|
|
menuitem "eTPWM3" "per , ""ePWM (Enhanced Pulse Width Modulator),eTPWM3"""
|
|
menuitem "eTPWM4" "per , ""ePWM (Enhanced Pulse Width Modulator),eTPWM4"""
|
|
menuitem "eTPWM5" "per , ""ePWM (Enhanced Pulse Width Modulator),eTPWM5"""
|
|
menuitem "eTPWM6" "per , ""ePWM (Enhanced Pulse Width Modulator),eTPWM6"""
|
|
menuitem "eTPWM7" "per , ""ePWM (Enhanced Pulse Width Modulator),eTPWM7"""
|
|
)
|
|
menuitem "DMM;(Data Modification Module)" "per , ""DMM (Data Modification Module)"""
|
|
menuitem "RTP;(RAM Trace Port)" "per , ""RTP (RAM Trace Port)"""
|
|
menuitem "eFuse;(Enhanced Fuse Controller)" "per , ""eFuse (Enhanced Fuse Controller)"""
|
|
)
|
|
)
|