382 lines
16 KiB
Plaintext
382 lines
16 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: RA6T2 Specific Menu
|
|
; @Props: Released
|
|
; @Author: NEJ, JDU
|
|
; @Changelog: 2022-05-19 NEJ
|
|
; 2023-03-13 JDU
|
|
; 2023-09-12 NEJ
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Core: Cortex-M33F
|
|
; @Chip: R7FA6T2AB3CFL, R7FA6T2AB3CFM, R7FA6T2AB3CFP, R7FA6T2AB3CNB,
|
|
; R7FA6T2AB3CNE, R7FA6T2AD3CFL, R7FA6T2AD3CFM, R7FA6T2AD3CFP,
|
|
; R7FA6T2AD3CNB, R7FA6T2AD3CNE, R7FA6T2BB3CFL, R7FA6T2BB3CFM,
|
|
; R7FA6T2BB3CFP, R7FA6T2BB3CNB, R7FA6T2BB3CNE, R7FA6T2BD3CFL,
|
|
; R7FA6T2BD3CFM, R7FA6T2BD3CFP, R7FA6T2BD3CNB, R7FA6T2BD3CNE
|
|
; @Copyright: (C) 1989-2023 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menra6t2.men 16620 2023-09-14 10:36:24Z apopow $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M33F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M33F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M33F),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]SAU;Security Attribution Unit" "per , ""Core Registers (Cortex-M33F),Security Attribution Unit (SAU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M33F),Nested Vectored Interrupt Controller (NVIC)"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M33F),Floating-point Unit (FPU)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M33F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M33F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M33F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "ACMPHS;High-Speed Analog Comparator"
|
|
(
|
|
menuitem "ACMPHS0" "per , ""ACMPHS (High-Speed Analog Comparator),ACMPHS0"""
|
|
menuitem "ACMPHS1" "per , ""ACMPHS (High-Speed Analog Comparator),ACMPHS1"""
|
|
menuitem "ACMPHS2" "per , ""ACMPHS (High-Speed Analog Comparator),ACMPHS2"""
|
|
menuitem "ACMPHS3" "per , ""ACMPHS (High-Speed Analog Comparator),ACMPHS3"""
|
|
)
|
|
menuitem "ADC12;12-bit A/D Converter" "per , ""ADC12 (12-bit A/D Converter)"""
|
|
popup "AGTW;Low Power Asynchronous General Purpose Timer"
|
|
(
|
|
menuitem "AGTW0" "per , ""AGTW (Low Power Asynchronous General Purpose Timer),AGTW0"""
|
|
menuitem "AGTW1" "per , ""AGTW (Low Power Asynchronous General Purpose Timer),AGTW1"""
|
|
)
|
|
menuitem "BUS;BUS Control" "per , ""BUS (BUS Control)"""
|
|
menuitem "CAC;Clock Frequency Accuracy Measurement Circuit" "per , ""CAC (Clock Frequency Accuracy Measurement Circuit)"""
|
|
menuitem "CACHE;CACHE" "per , ""CACHE (CACHE)"""
|
|
menuitem "CANFD;CANFD Module Control" "per , ""CANFD (CANFD Module Control)"""
|
|
menuitem "CPSCU;CPU System Security Control Unit" "per , ""CPSCU (CPU System Security Control Unit)"""
|
|
menuitem "CRC;Cyclic Redundancy Check" "per , ""CRC (Cyclic Redundancy Check)"""
|
|
popup "DAC12;12-bit D/A Converter"
|
|
(
|
|
menuitem "DAC0" "per , ""DAC12 (12-bit D/A Converter),DAC0"""
|
|
menuitem "DAC1" "per , ""DAC12 (12-bit D/A Converter),DAC1"""
|
|
)
|
|
menuitem "DBG;Debug Function" "per , ""DBG (Debug Function)"""
|
|
menuitem "DMA;DMAC Module Activation" "per , ""DMA (DMAC Module Activation)"""
|
|
popup "DMAC;Direct Memory Access Controller"
|
|
(
|
|
menuitem "DMAC0" "per , ""DMAC (Direct Memory Access Controller),DMAC0"""
|
|
menuitem "DMAC1" "per , ""DMAC (Direct Memory Access Controller),DMAC1"""
|
|
menuitem "DMAC2" "per , ""DMAC (Direct Memory Access Controller),DMAC2"""
|
|
menuitem "DMAC3" "per , ""DMAC (Direct Memory Access Controller),DMAC3"""
|
|
menuitem "DMAC4" "per , ""DMAC (Direct Memory Access Controller),DMAC4"""
|
|
menuitem "DMAC5" "per , ""DMAC (Direct Memory Access Controller),DMAC5"""
|
|
menuitem "DMAC6" "per , ""DMAC (Direct Memory Access Controller),DMAC6"""
|
|
menuitem "DMAC7" "per , ""DMAC (Direct Memory Access Controller),DMAC7"""
|
|
)
|
|
menuitem "DOC;Data Operation Circuit" "per , ""DOC (Data Operation Circuit)"""
|
|
menuitem "DTC;Data Transfer Controller" "per , ""DTC (Data Transfer Controller)"""
|
|
menuitem "ECCMB;CANFD ECC Module" "per , ""ECCMB (CANFD ECC Module)"""
|
|
menuitem "ELC;Event Link Controller" "per , ""ELC (Event Link Controller)"""
|
|
menuitem "FACI;Flash Application Command Interface" "per , ""FACI (Flash Application Command Interface)"""
|
|
menuitem "FCACHE;Flash Cache" "per , ""FCACHE (Flash Cache)"""
|
|
menuitem "FLAD;Data Flash" "per , ""FLAD (Data Flash)"""
|
|
popup "GPT;General Purpose Timer"
|
|
(
|
|
menuitem "GPT320" "per , ""GPT (General Purpose Timer),GPT320"""
|
|
menuitem "GPT321" "per , ""GPT (General Purpose Timer),GPT321"""
|
|
menuitem "GPT322" "per , ""GPT (General Purpose Timer),GPT322"""
|
|
menuitem "GPT323" "per , ""GPT (General Purpose Timer),GPT323"""
|
|
menuitem "GPT324" "per , ""GPT (General Purpose Timer),GPT324"""
|
|
menuitem "GPT325" "per , ""GPT (General Purpose Timer),GPT325"""
|
|
menuitem "GPT326" "per , ""GPT (General Purpose Timer),GPT326"""
|
|
menuitem "GPT327" "per , ""GPT (General Purpose Timer),GPT327"""
|
|
menuitem "GPT328" "per , ""GPT (General Purpose Timer),GPT328"""
|
|
menuitem "GPT329" "per , ""GPT (General Purpose Timer),GPT329"""
|
|
)
|
|
menuitem "GPT_GTCLK;GTCLK" "per , ""GPT_GTCLK (GTCLK)"""
|
|
menuitem "GPT_OPS;Output Phase Switching Controller" "per , ""GPT_OPS (Output Phase Switching Controller)"""
|
|
menuitem "ICU;Interrupt Controller" "per , ""ICU (Interrupt Controller)"""
|
|
menuitem "IICWU;Inter-Integrated Circuit Wake-up Unit" "per , ""IICWU (Inter-Integrated Circuit Wake-up Unit)"""
|
|
popup "IIC;Inter-Integrated Circuit"
|
|
(
|
|
menuitem "IIC0" "per , ""IIC (Inter-Integrated Circuit),IIC0"""
|
|
menuitem "IIC1" "per , ""IIC (Inter-Integrated Circuit),IIC1"""
|
|
)
|
|
menuitem "IIRFA;IIR Filter Accelerator" "per , ""IIRFA (IIR Filter Accelerator)"""
|
|
menuitem "IWDT;Independent Watchdog Timer" "per , ""IWDT (Independent Watchdog Timer)"""
|
|
menuitem "KINT;Key Interrupt Function" "per , ""KINT (Key Interrupt Function)"""
|
|
menuitem "MSTP;Module Stop Control" "per , ""MSTP (Module Stop Control)"""
|
|
menuitem "PDG;PWM Delay Generation Circuit" "per , ""PDG (PWM Delay Generation Circuit)"""
|
|
menuitem "PFS;Pmn Pin Function Control Register" "per , ""PFS (Pmn Pin Function Control Register)"""
|
|
menuitem "POEG;Port Output Enable for GPT" "per , ""POEG (Port Output Enable for GPT)"""
|
|
popup "PORT;Port Control Registers"
|
|
(
|
|
menuitem "PORT0" "per , ""PORT (Port Control Registers),PORT0"""
|
|
menuitem "PORT2" "per , ""PORT (Port Control Registers),PORT2"""
|
|
menuitem "PORTA" "per , ""PORT (Port Control Registers),PORTA"""
|
|
menuitem "PORTB" "per , ""PORT (Port Control Registers),PORTB"""
|
|
menuitem "PORTC" "per , ""PORT (Port Control Registers),PORTC"""
|
|
menuitem "PORTD" "per , ""PORT (Port Control Registers),PORTD"""
|
|
menuitem "PORTE" "per , ""PORT (Port Control Registers),PORTE"""
|
|
)
|
|
menuitem "PSCU;Peripheral Security Control Unit" "per , ""PSCU (Peripheral Security Control Unit)"""
|
|
menuitem "RMPU;Renesas Memory Protection Unit" "per , ""RMPU (Renesas Memory Protection Unit)"""
|
|
popup "SCI;Serial Communication Interface"
|
|
(
|
|
menuitem "SCI0" "per , ""SCI (Serial Communication Interface),SCI0"""
|
|
menuitem "SCI1" "per , ""SCI (Serial Communication Interface),SCI1"""
|
|
menuitem "SCI2" "per , ""SCI (Serial Communication Interface),SCI2"""
|
|
menuitem "SCI3" "per , ""SCI (Serial Communication Interface),SCI3"""
|
|
menuitem "SCI4" "per , ""SCI (Serial Communication Interface),SCI4"""
|
|
menuitem "SCI9" "per , ""SCI (Serial Communication Interface),SCI9"""
|
|
)
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI0" "per , ""SPI (Serial Peripheral Interface),SPI0"""
|
|
menuitem "SPI1" "per , ""SPI (Serial Peripheral Interface),SPI1"""
|
|
)
|
|
menuitem "SRAM;SRAM Control" "per , ""SRAM (SRAM Control)"""
|
|
menuitem "SYSC;System Control" "per , ""SYSC (System Control)"""
|
|
menuitem "TFU;Trigonometric Function Unit" "per , ""TFU (Trigonometric Function Unit)"""
|
|
menuitem "TSD;Temperature Sensor Calibration Data" "per , ""TSD (Temperature Sensor Calibration Data)"""
|
|
menuitem "TSN;Temperature Sensor" "per , ""TSN (Temperature Sensor)"""
|
|
menuitem "TZF;TrustZone Filter" "per , ""TZF (TrustZone Filter)"""
|
|
menuitem "WDT;Watchdog Timer" "per , ""WDT (Watchdog Timer)"""
|
|
)
|
|
)
|