398 lines
18 KiB
Plaintext
398 lines
18 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: RA6M5 Specific Menu
|
|
; @Props: Released
|
|
; @Author: NEJ
|
|
; @Changelog: 2023-09-13 NEJ
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Core: Cortex-M33F
|
|
; @Chip: R7FA6M5AG2CBG, R7FA6M5AG3CFB, R7FA6M5AG3CFC, R7FA6M5AG3CFP,
|
|
; R7FA6M5AH2CBG, R7FA6M5AH3CFB, R7FA6M5AH3CFC, R7FA6M5AH3CFP,
|
|
; R7FA6M5BF2CBG, R7FA6M5BF3CFB, R7FA6M5BF3CFC, R7FA6M5BF3CFP,
|
|
; R7FA6M5BG2CBG, R7FA6M5BG3CFB, R7FA6M5BG3CFC, R7FA6M5BG3CFP,
|
|
; R7FA6M5BH2CBG, R7FA6M5BH3CFB, R7FA6M5BH3CFC, R7FA6M5BH3CFP
|
|
; @Copyright: (C) 1989-2023 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menra6m5.men 16620 2023-09-14 10:36:24Z apopow $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M33F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M33F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M33F),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]SAU;Security Attribution Unit" "per , ""Core Registers (Cortex-M33F),Security Attribution Unit (SAU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M33F),Nested Vectored Interrupt Controller (NVIC)"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M33F),Floating-point Unit (FPU)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M33F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M33F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M33F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "ADC12;12-bit A/D Converter"
|
|
(
|
|
menuitem "ADC0" "per , ""ADC12 (12-bit A/D Converter),ADC0"""
|
|
menuitem "ADC1" "per , ""ADC12 (12-bit A/D Converter),ADC1"""
|
|
)
|
|
popup "AGT;Low Power Asynchronous General Purpose Timer"
|
|
(
|
|
menuitem "AGT0" "per , ""AGT (Low Power Asynchronous General Purpose Timer),AGT0"""
|
|
menuitem "AGT1" "per , ""AGT (Low Power Asynchronous General Purpose Timer),AGT1"""
|
|
menuitem "AGT2" "per , ""AGT (Low Power Asynchronous General Purpose Timer),AGT2"""
|
|
menuitem "AGT3" "per , ""AGT (Low Power Asynchronous General Purpose Timer),AGT3"""
|
|
menuitem "AGT4" "per , ""AGT (Low Power Asynchronous General Purpose Timer),AGT4"""
|
|
menuitem "AGT5" "per , ""AGT (Low Power Asynchronous General Purpose Timer),AGT5"""
|
|
)
|
|
menuitem "BUS;Bus Control" "per , ""BUS (Bus Control)"""
|
|
menuitem "CAC;Clock Frequency Accuracy Measurement Circuit" "per , ""CAC (Clock Frequency Accuracy Measurement Circuit)"""
|
|
menuitem "CACHE" "per , ""CACHE"""
|
|
menuitem "CANFD" "per , ""CANFD"""
|
|
menuitem "CEC;Consumer Electronics Control" "per , ""CEC (Consumer Electronics Control)"""
|
|
menuitem "CPSCU;CPU System Security Control Unit" "per , ""CPSCU (CPU System Security Control Unit)"""
|
|
menuitem "CRC;Cyclic Redundancy Check Calculator" "per , ""CRC (Cyclic Redundancy Check Calculator)"""
|
|
menuitem "CTSU;Capacitive Touch Sensing Unit" "per , ""CTSU (Capacitive Touch Sensing Unit)"""
|
|
menuitem "DAC12;12-bit D/A Converter" "per , ""DAC12 (12-bit D/A Converter)"""
|
|
menuitem "DBG;Debug Function" "per , ""DBG (Debug Function)"""
|
|
menuitem "DMA;DMAC Module Activation" "per , ""DMA (DMAC Module Activation)"""
|
|
popup "DMAC;Direct Memory Access Controller"
|
|
(
|
|
menuitem "DMAC0" "per , ""DMAC (Direct Memory Access Controller),DMAC0"""
|
|
menuitem "DMAC1" "per , ""DMAC (Direct Memory Access Controller),DMAC1"""
|
|
menuitem "DMAC2" "per , ""DMAC (Direct Memory Access Controller),DMAC2"""
|
|
menuitem "DMAC3" "per , ""DMAC (Direct Memory Access Controller),DMAC3"""
|
|
menuitem "DMAC4" "per , ""DMAC (Direct Memory Access Controller),DMAC4"""
|
|
menuitem "DMAC5" "per , ""DMAC (Direct Memory Access Controller),DMAC5"""
|
|
menuitem "DMAC6" "per , ""DMAC (Direct Memory Access Controller),DMAC6"""
|
|
menuitem "DMAC7" "per , ""DMAC (Direct Memory Access Controller),DMAC7"""
|
|
)
|
|
menuitem "DOC;Data Operation Circuit" "per , ""DOC (Data Operation Circuit)"""
|
|
menuitem "DTC;Data Transfer Controller" "per , ""DTC (Data Transfer Controller)"""
|
|
popup "ECCAFL"
|
|
(
|
|
menuitem "ECCAFL0" "per , ""ECCAFL,ECCAFL0"""
|
|
menuitem "ECCAFL1" "per , ""ECCAFL,ECCAFL1"""
|
|
)
|
|
menuitem "ECCMB" "per , ""ECCMB"""
|
|
menuitem "EDMAC;DMA Controller for the Ethernet Controller Channel" "per , ""EDMAC (DMA Controller for the Ethernet Controller Channel)"""
|
|
menuitem "ELC;Event Link Controller" "per , ""ELC (Event Link Controller)"""
|
|
menuitem "ETHERC;Ethernet Controller Channel" "per , ""ETHERC (Ethernet Controller Channel)"""
|
|
menuitem "FACI;Flash/CPU Interface" "per , ""FACI (Flash/CPU Interface)"""
|
|
menuitem "FCACHE;SYSTEM/FLASH" "per , ""FCACHE (SYSTEM/FLASH)"""
|
|
menuitem "FLAD;Data Flash" "per , ""FLAD (Data Flash)"""
|
|
popup "GPT;General Purpose Timer"
|
|
(
|
|
menuitem "GPT164" "per , ""GPT (General Purpose Timer),GPT164"""
|
|
menuitem "GPT165" "per , ""GPT (General Purpose Timer),GPT165"""
|
|
menuitem "GPT166" "per , ""GPT (General Purpose Timer),GPT166"""
|
|
menuitem "GPT167" "per , ""GPT (General Purpose Timer),GPT167"""
|
|
menuitem "GPT168" "per , ""GPT (General Purpose Timer),GPT168"""
|
|
menuitem "GPT169" "per , ""GPT (General Purpose Timer),GPT169"""
|
|
menuitem "GPT320" "per , ""GPT (General Purpose Timer),GPT320"""
|
|
menuitem "GPT321" "per , ""GPT (General Purpose Timer),GPT321"""
|
|
menuitem "GPT322" "per , ""GPT (General Purpose Timer),GPT322"""
|
|
menuitem "GPT323" "per , ""GPT (General Purpose Timer),GPT323"""
|
|
)
|
|
menuitem "GPT_OPS;Output Phase Switching Controller" "per , ""GPT_OPS (Output Phase Switching Controller)"""
|
|
menuitem "ICU;Interrupt Controller" "per , ""ICU (Interrupt Controller)"""
|
|
popup "IIC;Inter-Integrated Circuit"
|
|
(
|
|
menuitem "IIC0" "per , ""IIC (Inter-Integrated Circuit),IIC0"""
|
|
menuitem "IIC1" "per , ""IIC (Inter-Integrated Circuit),IIC1"""
|
|
menuitem "IIC2" "per , ""IIC (Inter-Integrated Circuit),IIC2"""
|
|
)
|
|
menuitem "IICWU;Inter-Integrated Circuit Wake-up Unit" "per , ""IICWU (Inter-Integrated Circuit Wake-up Unit)"""
|
|
menuitem "IWDT;Independent Watchdog Timer" "per , ""IWDT (Independent Watchdog Timer)"""
|
|
menuitem "MSTP;Module Stop Control" "per , ""MSTP (Module Stop Control)"""
|
|
menuitem "OSPI;Octa Serial Peripheral Interface" "per , ""OSPI (Octa Serial Peripheral Interface)"""
|
|
menuitem "PFS;Control Register" "per , ""PFS (Control Register)"""
|
|
menuitem "POEG;Port Output Enable Module for GPT" "per , ""POEG (Port Output Enable Module for GPT)"""
|
|
popup "PORT;Pmn Pin Function Control Registers"
|
|
(
|
|
menuitem "PORT0" "per , ""PORT (Pmn Pin Function Control Registers),PORT0"""
|
|
menuitem "PORT1" "per , ""PORT (Pmn Pin Function Control Registers),PORT1"""
|
|
menuitem "PORT2" "per , ""PORT (Pmn Pin Function Control Registers),PORT2"""
|
|
menuitem "PORT3" "per , ""PORT (Pmn Pin Function Control Registers),PORT3"""
|
|
menuitem "PORT4" "per , ""PORT (Pmn Pin Function Control Registers),PORT4"""
|
|
menuitem "PORT5" "per , ""PORT (Pmn Pin Function Control Registers),PORT5"""
|
|
menuitem "PORT6" "per , ""PORT (Pmn Pin Function Control Registers),PORT6"""
|
|
menuitem "PORT7" "per , ""PORT (Pmn Pin Function Control Registers),PORT7"""
|
|
menuitem "PORT8" "per , ""PORT (Pmn Pin Function Control Registers),PORT8"""
|
|
menuitem "PORT9" "per , ""PORT (Pmn Pin Function Control Registers),PORT9"""
|
|
menuitem "PORTA" "per , ""PORT (Pmn Pin Function Control Registers),PORTA"""
|
|
menuitem "PORTB" "per , ""PORT (Pmn Pin Function Control Registers),PORTB"""
|
|
)
|
|
menuitem "PSCU;Peripheral Security Control Unit" "per , ""PSCU (Peripheral Security Control Unit)"""
|
|
menuitem "QSPI;Quad Serial Peripheral Interface" "per , ""QSPI (Quad Serial Peripheral Interface)"""
|
|
menuitem "RMPU;Renesas Memory Protection Unit" "per , ""RMPU (Renesas Memory Protection Unit)"""
|
|
menuitem "RTC;Real-Time Clock" "per , ""RTC (Real-Time Clock)"""
|
|
popup "SCI;Serial Communication Interface"
|
|
(
|
|
menuitem "SCI0" "per , ""SCI (Serial Communication Interface),SCI0"""
|
|
menuitem "SCI1" "per , ""SCI (Serial Communication Interface),SCI1"""
|
|
menuitem "SCI2" "per , ""SCI (Serial Communication Interface),SCI2"""
|
|
menuitem "SCI3" "per , ""SCI (Serial Communication Interface),SCI3"""
|
|
menuitem "SCI4" "per , ""SCI (Serial Communication Interface),SCI4"""
|
|
menuitem "SCI5" "per , ""SCI (Serial Communication Interface),SCI5"""
|
|
menuitem "SCI6" "per , ""SCI (Serial Communication Interface),SCI6"""
|
|
menuitem "SCI7" "per , ""SCI (Serial Communication Interface),SCI7"""
|
|
menuitem "SCI8" "per , ""SCI (Serial Communication Interface),SCI8"""
|
|
menuitem "SCI9" "per , ""SCI (Serial Communication Interface),SCI9"""
|
|
)
|
|
menuitem "SDHI;SD Host Interface" "per , ""SDHI (SD Host Interface)"""
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI0" "per , ""SPI (Serial Peripheral Interface),SPI0"""
|
|
menuitem "SPI1" "per , ""SPI (Serial Peripheral Interface),SPI1"""
|
|
)
|
|
menuitem "SRAM;SRAM Control" "per , ""SRAM (SRAM Control)"""
|
|
menuitem "SSIE;Serial Sound Interface Enhanced (SSIE)" "per , ""SSIE (Serial Sound Interface Enhanced (SSIE))"""
|
|
menuitem "SYSC;System Control" "per , ""SYSC (System Control)"""
|
|
menuitem "TSD;Temperature Sensor Calibration Data" "per , ""TSD (Temperature Sensor Calibration Data)"""
|
|
menuitem "TSN;Temperature Sensor" "per , ""TSN (Temperature Sensor)"""
|
|
menuitem "TZF;TrustZone Filter" "per , ""TZF (TrustZone Filter)"""
|
|
menuitem "USBFS;USB 2.0 Full-Speed Module" "per , ""USBFS (USB 2.0 Full-Speed Module)"""
|
|
menuitem "USBHS;USB 2.0 High-Speed Module" "per , ""USBHS (USB 2.0 High-Speed Module)"""
|
|
menuitem "WDT;Watchdog Timer" "per , ""WDT (Watchdog Timer)"""
|
|
)
|
|
)
|