361 lines
11 KiB
Plaintext
361 lines
11 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: RA4M1 Specific Menu
|
|
; @Props: Released
|
|
; @Author: NEJ
|
|
; @Changelog: 2022-05-19 NEJ
|
|
; @Manufacturer: RENESAS - Renesas Technology, Corp.
|
|
; @Core: Cortex-M4F
|
|
; @Chip: R7FA4M1AB2CLJ, R7FA4M1AB3CFL, R7FA4M1AB3CFM, R7FA4M1AB3CFP,
|
|
; R7FA4M1AB3CNB, R7FA4M1AB3CNE, R7FA4M1AB3CNF
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menra4m1.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4F),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4F),Nested Vectored Interrupt Controller"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M4F),Floating-point Unit"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
menuitem "ACMPLP" "per , ""ACMPLP (Low-Power Analog Comparator)"""
|
|
menuitem "ADC14" "per , ""ADC14 (14-bit A/D Converter)"""
|
|
popup "AGT (Asynchronous General Purpose Timer)"
|
|
(
|
|
menuitem "AGT0" "per , ""AGT (Asynchronous General Purpose Timer),AGT0"""
|
|
menuitem "AGT1" "per , ""AGT (Asynchronous General Purpose Timer),AGT1"""
|
|
)
|
|
menuitem "BUS" "per , ""BUS (BUS Control)"""
|
|
menuitem "CAC" "per , ""CAC (Clock Frequency Accuracy Measurement Circuit)"""
|
|
menuitem "CAN" "per , ""CAN (CAN Module)"""
|
|
menuitem "CRC" "per , ""CRC (CRC Calculator)"""
|
|
menuitem "CTSU" "per , ""CTSU (Capacitive Touch Sensing Unit)"""
|
|
popup "DAC (D/A Converter)"
|
|
(
|
|
menuitem "DAC8" "per , ""DAC (D/A Converter),DAC8"""
|
|
menuitem "DAC12" "per , ""DAC (D/A Converter),DAC12"""
|
|
)
|
|
menuitem "DBG" "per , ""DBG (Debug Function)"""
|
|
menuitem "DMA" "per , ""DMA (DMAC Module Activation)"""
|
|
popup "DMAC (Direct Memory Access Controller)"
|
|
(
|
|
menuitem "DMAC0" "per , ""DMAC (Direct Memory Access Controller),DMAC0"""
|
|
menuitem "DMAC1" "per , ""DMAC (Direct Memory Access Controller),DMAC1"""
|
|
menuitem "DMAC2" "per , ""DMAC (Direct Memory Access Controller),DMAC2"""
|
|
menuitem "DMAC3" "per , ""DMAC (Direct Memory Access Controller),DMAC3"""
|
|
)
|
|
menuitem "DOC" "per , ""DOC (Data Operation Circuit)"""
|
|
menuitem "DTC" "per , ""DTC (Data Transfer Controller)"""
|
|
menuitem "ELC" "per , ""ELC (Event Link Controller)"""
|
|
menuitem "FCACHE" "per , ""FCACHE (Flash Cache)"""
|
|
menuitem "GPT_OPS" "per , ""GPT_OPS (Output Phase Switching Controller)"""
|
|
popup "GPT (General Purpose Timer)"
|
|
(
|
|
menuitem "GPT162" "per , ""GPT (General Purpose Timer),GPT162"""
|
|
menuitem "GPT163" "per , ""GPT (General Purpose Timer),GPT163"""
|
|
menuitem "GPT164" "per , ""GPT (General Purpose Timer),GPT164"""
|
|
menuitem "GPT165" "per , ""GPT (General Purpose Timer),GPT165"""
|
|
menuitem "GPT166" "per , ""GPT (General Purpose Timer),GPT166"""
|
|
menuitem "GPT167" "per , ""GPT (General Purpose Timer),GPT167"""
|
|
menuitem "GPT320" "per , ""GPT (General Purpose Timer),GPT320"""
|
|
menuitem "GPT321" "per , ""GPT (General Purpose Timer),GPT321"""
|
|
)
|
|
menuitem "ICU" "per , ""ICU (Interrupt Controller)"""
|
|
popup "IIC (Inter-Integrated Circuit)"
|
|
(
|
|
menuitem "IIC0" "per , ""IIC (Inter-Integrated Circuit),IIC0"""
|
|
menuitem "IIC1" "per , ""IIC (Inter-Integrated Circuit),IIC1"""
|
|
)
|
|
menuitem "IWDT" "per , ""IWDT (Independent Watchdog Timer)"""
|
|
menuitem "KINT" "per , ""KINT (Key Interrupt Function)"""
|
|
menuitem "MMPU" "per , ""MMPU (Bus Master MPU)"""
|
|
menuitem "MSTP" "per , ""MSTP (Module Stop Control)"""
|
|
menuitem "OPAMP" "per , ""OPAMP (Operational Amplifier)"""
|
|
menuitem "PFS" "per , ""PFS (Pmn Pin Function Control Register)"""
|
|
menuitem "PMISC" "per , ""PMISC (Miscellaneous Port Control Register)"""
|
|
menuitem "POEG" "per , ""POEG (Port Output Enable Module for GPT)"""
|
|
popup "PORT (Port Control Registers)"
|
|
(
|
|
menuitem "PORT0" "per , ""PORT (Port Control Registers),PORT0"""
|
|
menuitem "PORT1" "per , ""PORT (Port Control Registers),PORT1"""
|
|
menuitem "PORT2" "per , ""PORT (Port Control Registers),PORT2"""
|
|
menuitem "PORT3" "per , ""PORT (Port Control Registers),PORT3"""
|
|
menuitem "PORT4" "per , ""PORT (Port Control Registers),PORT4"""
|
|
menuitem "PORT5" "per , ""PORT (Port Control Registers),PORT5"""
|
|
menuitem "PORT6" "per , ""PORT (Port Control Registers),PORT6"""
|
|
menuitem "PORT7" "per , ""PORT (Port Control Registers),PORT7"""
|
|
menuitem "PORT8" "per , ""PORT (Port Control Registers),PORT8"""
|
|
menuitem "PORT9" "per , ""PORT (Port Control Registers),PORT9"""
|
|
)
|
|
menuitem "RTC" "per , ""RTC (Real-time Counter)"""
|
|
popup "SCI (Serial Communication Interface)"
|
|
(
|
|
menuitem "SCI0" "per , ""SCI (Serial Communication Interface),SCI0"""
|
|
menuitem "SCI1" "per , ""SCI (Serial Communication Interface),SCI1"""
|
|
menuitem "SCI2" "per , ""SCI (Serial Communication Interface),SCI2"""
|
|
menuitem "SCI9" "per , ""SCI (Serial Communication Interface),SCI9"""
|
|
)
|
|
menuitem "SLCDC" "per , ""SLCDC (Segment LCD Controller/Driver)"""
|
|
menuitem "SMPU" "per , ""SMPU (Bus Slave MPU)"""
|
|
popup "SPI (Serial Peripheral Interface)"
|
|
(
|
|
menuitem "SPI0" "per , ""SPI (Serial Peripheral Interface),SPI0"""
|
|
menuitem "SPI1" "per , ""SPI (Serial Peripheral Interface),SPI1"""
|
|
)
|
|
menuitem "SPMON" "per , ""SPMON (CPU Stack Pointer Monitor)"""
|
|
menuitem "SRAM" "per , ""SRAM (SRAM Control)"""
|
|
menuitem "SSIE" "per , ""SSIE (Serial Sound Interface Ver.2.0)"""
|
|
menuitem "SYSTEM" "per , ""SYSTEM (System Control)"""
|
|
menuitem "TSN" "per , ""TSN (Temperature Sensor)"""
|
|
menuitem "USBFS" "per , ""USBFS (USB 2.0 FS Module)"""
|
|
menuitem "WDT" "per , ""WDT (Watchdog Timer Unit)"""
|
|
)
|
|
)
|