382 lines
12 KiB
Plaintext
382 lines
12 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: PIC32CMLS Specific Menu
|
|
; @Props: Released
|
|
; @Author: NEJ
|
|
; @Changelog: 2022-05-13 NEJ
|
|
; @Manufacturer: MICROCHIP - Microchip Technology Inc.
|
|
; @Core: Cortex-M23
|
|
; @Chip: PIC32CM2532LS00, PIC32CM2532LS60, PIC32CM5164LS00,
|
|
; PIC32CM5164LS60
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menpic32cmls.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M23)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M23),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M23),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]SAU;Security Attribution Unit" "per , ""Core Registers (Cortex-M23),Security Attribution Unit (SAU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M23),Nested Vectored Interrupt Controller (NVIC)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M23),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M23),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M23),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
menuitem "AC" "per , ""AC (Analog Comparators)"""
|
|
menuitem "ADC" "per , ""ADC (Analog Digital Converter)"""
|
|
menuitem "CCL" "per , ""CCL (Configurable Custom Logic)"""
|
|
popup "COREDEBUG (Debug Control Block)"
|
|
(
|
|
menuitem "COREDEBUG" "per , ""COREDEBUG (Debug Control Block),COREDEBUG"""
|
|
menuitem "COREDEBUG_NS" "per , ""COREDEBUG (Debug Control Block),COREDEBUG_NS"""
|
|
)
|
|
menuitem "DAC" "per , ""DAC (Digital-to-Analog Converter)"""
|
|
popup "DIB (Debug Identification Block)"
|
|
(
|
|
menuitem "DIB" "per , ""DIB (Debug Identification Block),DIB"""
|
|
menuitem "DIB_NS" "per , ""DIB (Debug Identification Block),DIB_NS"""
|
|
)
|
|
menuitem "DMAC" "per , ""DMAC (Direct Memory Access Controller)"""
|
|
popup "DSU (Device Service Unit)"
|
|
(
|
|
menuitem "DSU" "per , ""DSU (Device Service Unit),DSU"""
|
|
menuitem "DSU_EXT" "per , ""DSU (Device Service Unit),DSU_EXT"""
|
|
)
|
|
menuitem "DWT" "per , ""DWT (Data Watchpoint and Trace)"""
|
|
popup "EIC (External Interrupt Controller)"
|
|
(
|
|
menuitem "EIC" "per , ""EIC (External Interrupt Controller),EIC"""
|
|
menuitem "EIC_SEC" "per , ""EIC (External Interrupt Controller),EIC_SEC"""
|
|
)
|
|
popup "EVSYS (Event System Interface)"
|
|
(
|
|
menuitem "EVSYS" "per , ""EVSYS (Event System Interface),EVSYS"""
|
|
menuitem "EVSYS_SEC" "per , ""EVSYS (Event System Interface),EVSYS_SEC"""
|
|
)
|
|
menuitem "FPB" "per , ""FPB (Flash Patch and Breakpoint)"""
|
|
menuitem "FREQM" "per , ""FREQM (Frequency Meter)"""
|
|
menuitem "GCLK" "per , ""GCLK (Generic Clock Generator)"""
|
|
menuitem "I2S" "per , ""I2S (Inter-Integrated Sound Bus Controller)"""
|
|
popup "ICB (Implementation Control Block)"
|
|
(
|
|
menuitem "ICB" "per , ""ICB (Implementation Control Block),ICB"""
|
|
menuitem "ICB_NS" "per , ""ICB (Implementation Control Block),ICB_NS"""
|
|
)
|
|
menuitem "IDAU" "per , ""IDAU (Implementation Defined Attribution Unit)"""
|
|
menuitem "MCLK" "per , ""MCLK (Main Clock)"""
|
|
popup "MPU (Memory Protection Unit)"
|
|
(
|
|
menuitem "MPU" "per , ""MPU (Memory Protection Unit),MPU"""
|
|
menuitem "MPU_NS" "per , ""MPU (Memory Protection Unit),MPU_NS"""
|
|
)
|
|
popup "NVIC (Nested Vectored Interrupt Controller)"
|
|
(
|
|
menuitem "NVIC" "per , ""NVIC (Nested Vectored Interrupt Controller),NVIC"""
|
|
menuitem "NVIC_NS" "per , ""NVIC (Nested Vectored Interrupt Controller),NVIC_NS"""
|
|
)
|
|
popup "NVMCTRL (Non-Volatile Memory Controller)"
|
|
(
|
|
menuitem "NVMCTRL" "per , ""NVMCTRL (Non-Volatile Memory Controller),NVMCTRL"""
|
|
menuitem "NVMCTRL_SEC" "per , ""NVMCTRL (Non-Volatile Memory Controller),NVMCTRL_SEC"""
|
|
)
|
|
menuitem "OPAMP" "per , ""OPAMP (Operational Amplifier)"""
|
|
menuitem "OSC32KCTRL" "per , ""OSC32KCTRL (32k Oscillators Control)"""
|
|
menuitem "OSCCTRL" "per , ""OSCCTRL (Oscillators Control)"""
|
|
popup "PAC (Peripheral Access Controller)"
|
|
(
|
|
menuitem "PAC" "per , ""PAC (Peripheral Access Controller),PAC"""
|
|
menuitem "PAC_SEC" "per , ""PAC (Peripheral Access Controller),PAC_SEC"""
|
|
)
|
|
menuitem "PM" "per , ""PM (Power Manager)"""
|
|
popup "PORT (Port Module)"
|
|
(
|
|
menuitem "PORT" "per , ""PORT (Port Module),PORT"""
|
|
menuitem "PORT_IOBUS" "per , ""PORT (Port Module),PORT_IOBUS"""
|
|
menuitem "PORT_IOBUS_SEC" "per , ""PORT (Port Module),PORT_IOBUS_SEC"""
|
|
menuitem "PORT_SEC" "per , ""PORT (Port Module),PORT_SEC"""
|
|
)
|
|
menuitem "RSTC" "per , ""RSTC (Reset Controller)"""
|
|
menuitem "RTC" "per , ""RTC (Real-time Counter)"""
|
|
popup "SCB (System Control Block)"
|
|
(
|
|
menuitem "SCB" "per , ""SCB (System Control Block),SCB"""
|
|
menuitem "SCB_NS" "per , ""SCB (System Control Block),SCB_NS"""
|
|
)
|
|
popup "SERCOM (Serial Communication Interface)"
|
|
(
|
|
menuitem "SERCOM0" "per , ""SERCOM (Serial Communication Interface),SERCOM0"""
|
|
menuitem "SERCOM1" "per , ""SERCOM (Serial Communication Interface),SERCOM1"""
|
|
menuitem "SERCOM2" "per , ""SERCOM (Serial Communication Interface),SERCOM2"""
|
|
menuitem "SERCOM3" "per , ""SERCOM (Serial Communication Interface),SERCOM3"""
|
|
menuitem "SERCOM4" "per , ""SERCOM (Serial Communication Interface),SERCOM4"""
|
|
menuitem "SERCOM5" "per , ""SERCOM (Serial Communication Interface),SERCOM5"""
|
|
)
|
|
menuitem "SUPC" "per , ""SUPC (Supply Controller)"""
|
|
popup "SYSTICK (SysTick Timer)"
|
|
(
|
|
menuitem "SYSTICK" "per , ""SYSTICK (SysTick Timer),SYSTICK"""
|
|
menuitem "SYSTICK_NS" "per , ""SYSTICK (SysTick Timer),SYSTICK_NS"""
|
|
)
|
|
popup "TC (Basic Timer Counter)"
|
|
(
|
|
menuitem "TC0" "per , ""TC (Basic Timer Counter),TC0"""
|
|
menuitem "TC1" "per , ""TC (Basic Timer Counter),TC1"""
|
|
menuitem "TC2" "per , ""TC (Basic Timer Counter),TC2"""
|
|
)
|
|
popup "TCC (Timer Counter for Control Applications)"
|
|
(
|
|
menuitem "TCC0" "per , ""TCC (Timer Counter for Control Applications),TCC0"""
|
|
menuitem "TCC1" "per , ""TCC (Timer Counter for Control Applications),TCC1"""
|
|
menuitem "TCC2" "per , ""TCC (Timer Counter for Control Applications),TCC2"""
|
|
menuitem "TCC3" "per , ""TCC (Timer Counter for Control Applications),TCC3"""
|
|
)
|
|
menuitem "TRAM" "per , ""TRAM (TrustRAM)"""
|
|
menuitem "TRNG" "per , ""TRNG (True Random Generator)"""
|
|
menuitem "USB" "per , ""USB (Universal Serial Bus)"""
|
|
menuitem "WDT" "per , ""WDT (Watchdog Timer Unit)"""
|
|
)
|
|
)
|