428 lines
15 KiB
Plaintext
428 lines
15 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: MEC170x Specific Menu
|
|
; @Props: Released
|
|
; @Author: DAS, DLI, PAM
|
|
; @Changelog: 2019-08-21 DLI
|
|
; @Manufacturer: Microchip Technology Inc.
|
|
; @Core: Cortex-M4F
|
|
; @Chip: MEC1701HC1SZ, MEC1701QC2SZ, MEC1701QC2TN, MEC1703KF2SZ, MEC1703KP2XY,
|
|
; MEC1703QC2XY, MEC1703QF2SZ, MEC1704QC2SZ, MEC1705QC2SZ
|
|
; @Copyright: (C) 1989-2019 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menmec170x.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4F),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4F),Nested Vectored Interrupt Controller"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M4F),Floating-point Unit"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
menuitem "PCR" "per , ""PCR (Power Clocks and Resets)"""
|
|
popup "DMA"
|
|
(
|
|
menuitem "Main Register" "per , ""DMA (Internal DMA Controller)"""
|
|
menuitem "Channel 0" "per , ""DMA (Internal DMA Controller),Channel 0"""
|
|
menuitem "Channel 1" "per , ""DMA (Internal DMA Controller),Channel 1"""
|
|
menuitem "Channel 2" "per , ""DMA (Internal DMA Controller),Channel 2"""
|
|
menuitem "Channel 3" "per , ""DMA (Internal DMA Controller),Channel 3"""
|
|
menuitem "Channel 4" "per , ""DMA (Internal DMA Controller),Channel 4"""
|
|
menuitem "Channel 5" "per , ""DMA (Internal DMA Controller),Channel 5"""
|
|
menuitem "Channel 6" "per , ""DMA (Internal DMA Controller),Channel 6"""
|
|
menuitem "Channel 7" "per , ""DMA (Internal DMA Controller),Channel 7"""
|
|
menuitem "Channel 8" "per , ""DMA (Internal DMA Controller),Channel 8"""
|
|
menuitem "Channel 9" "per , ""DMA (Internal DMA Controller),Channel 9"""
|
|
menuitem "Channel 10" "per , ""DMA (Internal DMA Controller),Channel 10"""
|
|
menuitem "Channel 11" "per , ""DMA (Internal DMA Controller),Channel 11"""
|
|
menuitem "Channel 12" "per , ""DMA (Internal DMA Controller),Channel 12"""
|
|
menuitem "Channel 13" "per , ""DMA (Internal DMA Controller),Channel 13"""
|
|
)
|
|
menuitem "EC-IRQA" "per , ""EC (Interrupt Aggregator)"""
|
|
popup "LPC"
|
|
(
|
|
menuitem "CONFIG;" "per , ""LPC (LPC Interface),LPC CONFIG (LPC Configuration)"""
|
|
menuitem "EC;" "per , ""LPC (LPC Interface),EC (Embedded Controller)"""
|
|
)
|
|
popup "eSPI"
|
|
(
|
|
menuitem "eSPI I/O Component" "per , ""eSPI (Enhanced Serial Peripheral Interface),eSPI I/O Component"""
|
|
menuitem "eSPI Memory Component" "per , ""eSPI (Enhanced Serial Peripheral Interface),eSPI Memory Component"""
|
|
menuitem "eSPI Virtual Wire Component" "per , ""eSPI (Enhanced Serial Peripheral Interface),eSPI Virtual Wire Component"""
|
|
)
|
|
popup "8042"
|
|
(
|
|
menuitem "8042" "per , ""8042 Emulated Keyboard Controller"""
|
|
menuitem "Legacy Port92/GATEA20 Registers" "per , ""8042 Emulated Keyboard Controller,Legacy Port92/GATEA20 Registers"""
|
|
)
|
|
popup "ACPI-ECI"
|
|
(
|
|
menuitem "Channel 0" "per , ""ACPI-ECI (Advanced Configuration and Power Interface),Channel 0"""
|
|
menuitem "Channel 1" "per , ""ACPI-ECI (Advanced Configuration and Power Interface),Channel 1"""
|
|
menuitem "Channel 2" "per , ""ACPI-ECI (Advanced Configuration and Power Interface),Channel 2"""
|
|
menuitem "Channel 3" "per , ""ACPI-ECI (Advanced Configuration and Power Interface),Channel 3"""
|
|
menuitem "Channel 4" "per , ""ACPI-ECI (Advanced Configuration and Power Interface),Channel 4"""
|
|
)
|
|
menuitem "ACPI PM1 Block" "per , ""ACPI PM1 Block"""
|
|
popup "EMI"
|
|
(
|
|
menuitem "Instance 0" "per , ""EMI (Embedded Memory Interface),Instance 0"""
|
|
menuitem "Instance 1" "per , ""EMI (Embedded Memory Interface),Instance 1"""
|
|
menuitem "Instance 2" "per , ""EMI (Embedded Memory Interface),Instance 2"""
|
|
)
|
|
menuitem "MBX" "per , ""MBX (Mailbox Interface)"""
|
|
menuitem "GPIO" "per , ""GPIO (GPIO Interface)"""
|
|
menuitem "WDT" "per , ""WDT (Watch Dog Timer)"""
|
|
popup "UART"
|
|
(
|
|
menuitem "Channel 0" "per , ""UART (Universal Asynchronous Receiver/Transmitter),Channel 0"""
|
|
menuitem "Channel 1" "per , ""UART (Universal Asynchronous Receiver/Transmitter),Channel 1"""
|
|
)
|
|
popup "Base Timer"
|
|
(
|
|
menuitem "16-bit" "per , ""Basic Timer,16-bit"""
|
|
menuitem "32-bit" "per , ""Basic Timer,32-bit"""
|
|
)
|
|
popup "16 Bit CTI"
|
|
(
|
|
menuitem "Channel 0" "per , ""16 Bit CTI (16-Bit Counter-Timer Interface),Channel 0"""
|
|
menuitem "Channel 1" "per , ""16 Bit CTI (16-Bit Counter-Timer Interface),Channel 1"""
|
|
menuitem "Channel 2" "per , ""16 Bit CTI (16-Bit Counter-Timer Interface),Channel 2"""
|
|
menuitem "Channel 3" "per , ""16 Bit CTI (16-Bit Counter-Timer Interface),Channel 3"""
|
|
)
|
|
menuitem "ICACT" "per , ""ICACT (Input Capture and Compare Timer)"""
|
|
popup "HT"
|
|
(
|
|
menuitem "Channel 0" "per , ""HT (Hibernation Timer),Channel 0"""
|
|
menuitem "Channel 1" "per , ""HT (Hibernation Timer),Channel 1"""
|
|
)
|
|
menuitem "RTOS" "per , ""RTOS (RTOS Timer)"""
|
|
menuitem "RTC" "per , ""RTC (Real Time Clock)"""
|
|
menuitem "Week Timer" "per , ""Week Timer"""
|
|
popup "TACH"
|
|
(
|
|
menuitem "Instance 0" "per , ""TACH (16-bit Tachometer),Instance 0"""
|
|
menuitem "Instance 1" "per , ""TACH (16-bit Tachometer),Instance 1"""
|
|
menuitem "Instance 2" "per , ""TACH (16-bit Tachometer),Instance 2"""
|
|
)
|
|
popup "PWM"
|
|
(
|
|
menuitem "Channel 0" "per , ""PWM,Channel 0"""
|
|
menuitem "Channel 1" "per , ""PWM,Channel 1"""
|
|
menuitem "Channel 2" "per , ""PWM,Channel 2"""
|
|
menuitem "Channel 3" "per , ""PWM,Channel 3"""
|
|
menuitem "Channel 4" "per , ""PWM,Channel 4"""
|
|
menuitem "Channel 5" "per , ""PWM,Channel 5"""
|
|
menuitem "Channel 6" "per , ""PWM,Channel 6"""
|
|
menuitem "Channel 7" "per , ""PWM,Channel 7"""
|
|
menuitem "Channel 8" "per , ""PWM,Channel 8"""
|
|
menuitem "Channel 9" "per , ""PWM,Channel 9"""
|
|
menuitem "Channel 10" "per , ""PWM,Channel 10"""
|
|
)
|
|
menuitem "PECI" "per , ""PECI"""
|
|
menuitem "ADC" "per , ""ADC (Analog To Digital Converter)"""
|
|
menuitem "EEPROM" "per , ""EEPROM"""
|
|
popup "RPM-PWM"
|
|
(
|
|
menuitem "Instance 0" "per , ""RPM-PWM Interface,Instance 0"""
|
|
menuitem "Instance 1" "per , ""RPM-PWM Interface,Instance 1"""
|
|
)
|
|
popup "Blinking/Breathing PWM"
|
|
(
|
|
menuitem "Instance 0" "per , ""Blinking/Breathing PWM,Instance 0"""
|
|
menuitem "Instance 1" "per , ""Blinking/Breathing PWM,Instance 1"""
|
|
menuitem "Instance 2" "per , ""Blinking/Breathing PWM,Instance 2"""
|
|
menuitem "Instance 3" "per , ""Blinking/Breathing PWM,Instance 3"""
|
|
)
|
|
popup "RC_ID"
|
|
(
|
|
menuitem "Instance 0" "per , ""RC_ID (RC Identification Detection),Instance 0"""
|
|
menuitem "Instance 1" "per , ""RC_ID (RC Identification Detection),Instance 1"""
|
|
menuitem "Instance 2" "per , ""RC_ID (RC Identification Detection),Instance 2"""
|
|
)
|
|
menuitem "KSI" "per , ""KSI (Keyboard Scan Interface)"""
|
|
popup "I2C/SMBUS"
|
|
(
|
|
menuitem "Instance 0" "per , ""I2C/SMBUS INTERFACE,Instance 0"""
|
|
menuitem "Instance 1" "per , ""I2C/SMBUS INTERFACE,Instance 1"""
|
|
menuitem "Instance 2" "per , ""I2C/SMBUS INTERFACE,Instance 2"""
|
|
menuitem "Instance 3" "per , ""I2C/SMBUS INTERFACE,Instance 3"""
|
|
)
|
|
popup "GPSPI"
|
|
(
|
|
menuitem "Instance 0" "per , ""GPSPI (General Purpose Serial Peripheral Interface),Instance 0"""
|
|
menuitem "Instance 1" "per , ""GPSPI (General Purpose Serial Peripheral Interface),Instance 1"""
|
|
)
|
|
menuitem "Quad SPI Master Controller" "per , ""Quad SPI Master Controller"""
|
|
popup "PS/2"
|
|
(
|
|
menuitem "Instance 0" "per , ""PS/2 INTERFACE,Instance 0"""
|
|
menuitem "Instance 1" "per , ""PS/2 INTERFACE,Instance 1"""
|
|
if (cpuis("MEC1701QC2TN")||cpuis("MEC1703KP2XY")||cpuis("MEC1701QC2TN"))
|
|
(
|
|
menuitem "Instance 2" "per , ""PS/2 INTERFACE,Instance 2"""
|
|
)
|
|
)
|
|
popup "BC-link Master"
|
|
(
|
|
menuitem "Instance 0" "per , ""BC-link Master,Instance 0"""
|
|
menuitem "Instance 1" "per , ""BC-link Master,Instance 1"""
|
|
)
|
|
menuitem "TFDP" "per , ""TFDP (Trace FIFO Debug Port)"""
|
|
popup "Port 80"
|
|
(
|
|
menuitem "Instance 0" "per , ""Port 80 BIOS Debug Port,Instance 0"""
|
|
menuitem "Instance 1" "per , ""Port 80 BIOS Debug Port,Instance 1"""
|
|
)
|
|
menuitem "VBAT-PCI" "per , ""VBAT-Powered Control Interface"""
|
|
menuitem "VBAT-RB" "per , ""VBAT Register Bank"""
|
|
menuitem "EC Subsystem Registers" "per , ""EC Subsystem Registers"""
|
|
menuitem "eFUSE Block" "per , ""eFUSE Block"""
|
|
)
|
|
)
|