411 lines
18 KiB
Plaintext
411 lines
18 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: iMX51 Specific Menu
|
|
; @Props: Released
|
|
; @Author: ADI, FIL, KRU, MPO, PAC
|
|
; @Changelog:
|
|
; 2009-03-12
|
|
; 2009-12-08
|
|
; 2010-04-12
|
|
; @Manufacturer: NXP
|
|
; @Core: Cortex-A8
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menmcimx51.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A8)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-A8),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-A8),System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit" "per , ""Core Registers (Cortex-A8),Memory Management Unit"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-A8),Cache Control and Configuration"""
|
|
menuitem "[:chip]L2 Cache Control and Configuration" "per , ""Core Registers (Cortex-A8),L2 Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-A8),System Performance Monitor"""
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-A8),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-A8),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-A8),Watchpoint Control Registers"""
|
|
)
|
|
separator
|
|
menuitem "ARM CORTEX Platform Control" "per , ""ARM CORTEX Platform Control"""
|
|
popup "TIGER DEBUG"
|
|
(
|
|
menuitem "DAP ROM" "per , ""TIGER DEBUG,DAP ROM"""
|
|
menuitem "CSCTI0" "per , ""TIGER DEBUG,CSCTI0"""
|
|
menuitem "CSCTI1" "per , ""TIGER DEBUG,CSCTI1"""
|
|
menuitem "CSCTI2" "per , ""TIGER DEBUG,CSCTI2"""
|
|
menuitem "CSCTI3" "per , ""TIGER DEBUG,CSCTI3"""
|
|
menuitem "TPIU" "per , ""TIGER DEBUG,TPIU"""
|
|
)
|
|
menuitem "CCM (Clock Controller Module)" "per , ""CCM (Clock Controller Module)"""
|
|
menuitem "MAX (Multi-Layer AHB Crossbar Switch)" "per , ""MAX (Multi-Layer AHB Crossbar Switch)"""
|
|
menuitem "AUDMUX (Digital Audio Mux)" "per , ""AUDMUX (Digital Audio Mux)"""
|
|
menuitem "CSPI (Configurable Serial Peripheral Interface)" "per , ""CSPI (Configurable Serial Peripheral Interface)"""
|
|
popup "DPLL-IP (Digital Phase Lock Loop Interface)"
|
|
(
|
|
menuitem "DPLL1" "per , ""DPLL-IP (Digital Phase Lock Loop Interface),DPLL1"""
|
|
menuitem "DPLL2" "per , ""DPLL-IP (Digital Phase Lock Loop Interface),DPLL2"""
|
|
menuitem "DPLL3" "per , ""DPLL-IP (Digital Phase Lock Loop Interface),DPLL3"""
|
|
)
|
|
popup "eCSPI (Configurable Serial Peripheral Interface)"
|
|
(
|
|
menuitem "eCSPI 1" "per , ""eCSPI (Enhanced Configurable Serial Peripheral Interface),eCSPI 1"""
|
|
menuitem "eCSPI 2" "per , ""eCSPI (Enhanced Configurable Serial Peripheral Interface),eCSPI 2"""
|
|
)
|
|
popup "EPIT (Enhanced Periodic Interrupt Timer)"
|
|
(
|
|
menuitem "EPIT 1" "per , ""EPIT (Enhanced Periodic Interrupt Timer),EPIT 1"""
|
|
menuitem "EPIT 2" "per , ""EPIT (Enhanced Periodic Interrupt Timer),EPIT 2"""
|
|
)
|
|
popup "GPC (Global Power Controller)"
|
|
(
|
|
menuitem "GPC Registers" "per , ""GPC (Global Power Controller),GPC Registers"""
|
|
menuitem "DPTC_LP (Dynamic Process and Temperature Compensation)" "per , ""GPC (Global Power Controller),DPTC_LP (Dynamic Process and Temperature Compensation)"""
|
|
menuitem "DPTC_GP (Dynamic Process and Temperature Compensation)" "per , ""GPC (Global Power Controller),DPTC_GP (Dynamic Process and Temperature Compensation)"""
|
|
menuitem "DVFS-CORE (Dynamic Voltage Frequency Scaling)" "per , ""GPC (Global Power Controller),DVFS-CORE (Dynamic Voltage Frequency Scaling)"""
|
|
menuitem "DVFS-PERIPHERALS (Dynamic Voltage Frequency Scaling)" "per , ""GPC (Global Power Controller),DVFS-PERIPHERALS (Dynamic Voltage Frequency Scaling for Peripherals)"""
|
|
menuitem "EMPGC 0 (Embedded Memory Periphery Power Gating Controller 0)" "per , ""GPC (Global Power Controller),EMPGC 0 (Embedded Memory Periphery Power Gating Controller 0)"""
|
|
menuitem "EMPGC 1 (Embedded Memory Periphery Power Gating Controller 1)" "per , ""GPC (Global Power Controller),EMPGC 1 (Embedded Memory Periphery Power Gating Controller 1)"""
|
|
)
|
|
popup "EMI (External Memory Interface)"
|
|
(
|
|
menuitem "ESDRAMC (Enhanced SDRAM Controller)" "per , ""EMI (External Memory Interface),ESDRAMC (Enhanced SDRAM Controller)"""
|
|
menuitem "WEIM (Wireless External Interface Module)" "per , ""EMI (External Memory Interface),WEIM (Wireless External Interface Module)"""
|
|
menuitem "M4IF (Multi Master Multi Memory Interface)" "per , ""EMI (External Memory Interface),M4IF (Multi Master Multi Memory Interface)"""
|
|
menuitem "NFC (NAND Flash Controller)" "per , ""EMI (External Memory Interface),NFC (NAND Flash Controller)"""
|
|
menuitem "EMIv2 (External Memory Interface Version II))" "per , ""EMI (External Memory Interface),EMIv2 (External Memory Interface Version II)"""
|
|
)
|
|
popup "eSDHC (Enhanced Secure Digital Host Controller)"
|
|
(
|
|
menuitem "eSDHC 1" "per , ""eSDHC (Enhanced Secure Digital Host Controller),eSDHC 1"""
|
|
menuitem "eSDHC 2" "per , ""eSDHC (Enhanced Secure Digital Host Controller),eSDHC 2"""
|
|
menuitem "eSDHC 3" "per , ""eSDHC (Enhanced Secure Digital Host Controller),eSDHC 3"""
|
|
menuitem "eSDHC 4" "per , ""eSDHC (Enhanced Secure Digital Host Controller),eSDHC 4"""
|
|
)
|
|
popup "FEC (Fast Ethernet Controller)"
|
|
(
|
|
menuitem "Control/Status Registers" "per , ""FEC (Fast Ethernet Controller),Control/Status Registers"""
|
|
menuitem "MIB Block Counters" "per , ""FEC (Fast Ethernet Controller),MIB Block Counters"""
|
|
)
|
|
menuitem "FIRI (Fast Infrared Interface)" "per , ""FIRI (Fast Infrared Interface)"""
|
|
popup "GPIO (General Purpose Input/Output)"
|
|
(
|
|
menuitem "Common Register" "per , ""GPIO (General Purpose Input/Output),Common Register"""
|
|
menuitem "GPIO 1" "per , ""GPIO (General Purpose Input/Output),GPIO 1"""
|
|
menuitem "GPIO 2" "per , ""GPIO (General Purpose Input/Output),GPIO 2"""
|
|
menuitem "GPIO 3" "per , ""GPIO (General Purpose Input/Output),GPIO 3"""
|
|
menuitem "GPIO 4" "per , ""GPIO (General Purpose Input/Output),GPIO 4"""
|
|
)
|
|
menuitem "GPT (General Purpose Timer)" "per , ""GPT (General Purpose Timer)"""
|
|
menuitem "HS_I2C (High Speed Inter IC)" "per , ""HS_I2C (High Speed Inter IC)"""
|
|
popup "I2C (Inter IC)"
|
|
(
|
|
menuitem "I2C1" "per , ""I2C (Inter IC),I2C1"""
|
|
menuitem "I2C2" "per , ""I2C (Inter IC),I2C2"""
|
|
)
|
|
popup "IIM (IC Identification)"
|
|
(
|
|
menuitem "Common Registers" "per , ""IIM (IC Identification),Common Registers"""
|
|
menuitem "Fuse Bank 0" "per , ""IIM (IC Identification),Fuse Bank 0"""
|
|
menuitem "Fuse Bank 1" "per , ""IIM (IC Identification),Fuse Bank 1"""
|
|
menuitem "Fuse Bank 2" "per , ""IIM (IC Identification),Fuse Bank 2"""
|
|
menuitem "Fuse Bank 3" "per , ""IIM (IC Identification),Fuse Bank 3"""
|
|
)
|
|
popup "IOMUXC"
|
|
(
|
|
menuitem "General Purpose Registers" "per , ""IOMUXC,General Purpose Registers"""
|
|
menuitem "IOMUXC_OBSERVE_MUX Registers" "per , ""IOMUXC,IOMUXC_OBSERVE_MUX Registers"""
|
|
menuitem "SW_MUX_CTL_PAD Registers" "per , ""IOMUXC,SW_MUX_CTL_PAD Registers"""
|
|
menuitem "SW_PAD_CTL_PAD Registers" "per , ""IOMUXC,SW_PAD_CTL_PAD Registers"""
|
|
menuitem "SW_PAD_CTL_GRP Registers" "per , ""IOMUXC,SW_PAD_CTL_GRP Registers"""
|
|
menuitem "SELECT_INPUT Registers" "per , ""IOMUXC,SELECT_INPUT Registers"""
|
|
)
|
|
popup "IPUv3EX"
|
|
(
|
|
menuitem "Common registers" "per , ""IPUv3EX,Common registers"""
|
|
menuitem "IDMAC registers" "per , ""IPUv3EX,IDMAC registers"""
|
|
menuitem "DP registers" "per , ""IPUv3EX,DP registers"""
|
|
menuitem "IC registers" "per , ""IPUv3EX,IC registers"""
|
|
menuitem "CSI0 registers" "per , ""IPUv3EX,CSI0 registers"""
|
|
menuitem "CSI1 registers" "per , ""IPUv3EX,CSI1 registers"""
|
|
menuitem "DI0 registers" "per , ""IPUv3EX,DI0 registers"""
|
|
menuitem "DI1 registers" "per , ""IPUv3EX,DI1 registers"""
|
|
menuitem "SMFC registers" "per , ""IPUv3EX,SMFC registers"""
|
|
menuitem "DC registers" "per , ""IPUv3EX,DC registers"""
|
|
menuitem "DMFC registers" "per , ""IPUv3EX,DMFC registers"""
|
|
menuitem "VDI registers" "per , ""IPUv3EX,VDI Registers"""
|
|
)
|
|
menuitem "KPP (Keypad Port)" "per , ""KPP (Keypad Port)"""
|
|
menuitem "One-Wire (1-Wire)" "per , ""One-Wire (1-Wire)"""
|
|
popup "PATA (Parallel Advanced Technology Attachment)"
|
|
(
|
|
menuitem "UDMA" "per , ""PATA (Parallel Advanced Technology Attachment),UDMA"""
|
|
menuitem "PIO" "per , ""PATA (Parallel Advanced Technology Attachment),PIO"""
|
|
)
|
|
popup "PWM (Pulse-Width Modulator)"
|
|
(
|
|
menuitem "PWM 1" "per , ""PWM (Pulse-Width Modulator),PWM 1"""
|
|
menuitem "PWM 2" "per , ""PWM (Pulse-Width Modulator),PWM 2"""
|
|
)
|
|
menuitem "SIM (Subscriber Identification Module)" "per , ""SIM (Subscriber Identification Module)"""
|
|
menuitem "SDMA (Smart Direct Memory Access Controller)" "per , ""SDMA (Smart Direct Memory Access Controller)"""
|
|
menuitem "SPDIF (Sony/Philips Digital Interface)" "per , ""SPDIF (Sony/Philips Digital Interface)"""
|
|
menuitem "SRC (System Reset Controller)" "per , ""SRC (System Reset Controller)"""
|
|
popup "SSI (Synchronous Serial Interface)"
|
|
(
|
|
menuitem "SSI1" "per , ""SSI (Synchronous Serial Interface),SSI1"""
|
|
menuitem "SSI2" "per , ""SSI (Synchronous Serial Interface),SSI2"""
|
|
menuitem "SSI3" "per , ""SSI (Synchronous Serial Interface),SSI3"""
|
|
)
|
|
menuitem "TZIC (TrustZone Interrupt Controller)" "per , ""TZIC (TrustZone Interrupt Controller)"""
|
|
menuitem "TVE (TV Encoder)" "per , ""TVE (TV Encoder)"""
|
|
popup "UART (Universal Asynchronous Receiver/Transmitter)"
|
|
(
|
|
menuitem "UART1" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART1"""
|
|
menuitem "UART2" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART2"""
|
|
menuitem "UART3" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART3"""
|
|
)
|
|
menuitem "USBOH3 (Universal Serial Bus OTG HOST3)" "per , ""USBOH3 (Universal Serial Bus OTG HOST3)"""
|
|
menuitem "VPU (Video Processing Unit)" "per , ""VPU (Video Processing Unit)"""
|
|
menuitem "WDOG (Watchdog Timer)" "per , ""WDOG (Watchdog Timer)"""
|
|
)
|
|
)
|