628 lines
36 KiB
Plaintext
628 lines
36 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: LX2160 Specific Menu
|
|
; @Props: Released
|
|
; @Author: PCC, MSU, KOP, PAK, BAN, CEZ, RAJ, KOF, JUS, DAS, PID, TRJ
|
|
; @Changelog: 2017-09-01 MSU
|
|
; 2019-09-26 KOP
|
|
; 2021-04-21 TRJ
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: Cortex-A72
|
|
; @Chip: LX2160A, LX2120A, LX2080A, LX2162A, LX2122A, LX2082A
|
|
; @Copyright: (C) 1989-2021 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menlx2160.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A72)"
|
|
(
|
|
menuitem "[:chip]ID Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,System Timer Registers"""
|
|
menuitem "[:chip]Generic Interrupt Controller CPU Interface[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Generic Interrupt Controller CPU Interface"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Debug Registers"""
|
|
separator
|
|
menuitem "[:chip]Breakpoint Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Registers[AArch64]" "per , ""Core Registers (Cortex-A72),AArch64,Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]ID Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,System Timer Registers"""
|
|
menuitem "[:chip]Generic Interrupt Controller CPU Interface[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Generic Interrupt Controller CPU Interface"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Debug Registers"""
|
|
separator
|
|
menuitem "[:chip]Breakpoint Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Registers[AArch32]" "per , ""Core Registers (Cortex-A72),AArch32,Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Interrupt Controller (GIC-500)" "per , ""Core Registers (Cortex-A72),Interrupt Controller (GIC-500)"""
|
|
)
|
|
separator
|
|
popup "RST/CLK;Reset Clocking and Initialization"
|
|
(
|
|
menuitem "Reset" "per , ""RST/CLK (Reset Clocking and Initialization),Reset"""
|
|
menuitem "CGU Platform" "per , ""RST/CLK (Reset Clocking and Initialization),CGU Platform"""
|
|
menuitem "CGU Core Cluster Unit A" "per , ""RST/CLK (Reset Clocking and Initialization),CGU Core Cluster Unit A"""
|
|
menuitem "CGU Core Cluster Unit B" "per , ""RST/CLK (Reset Clocking and Initialization),CGU Core Cluster Unit B"""
|
|
menuitem "Global Utilities" "per , ""RST/CLK (Reset Clocking and Initialization),Global Utilities"""
|
|
menuitem "CGU DDR Unit 1" "per , ""RST/CLK (Reset Clocking and Initialization),CGU DDR Unit 1"""
|
|
if cpuis("LX21?0A")
|
|
(
|
|
menuitem "CGU DDR Unit 2" "per , ""RST/CLK (Reset Clocking and Initialization),CGU DDR Unit 2"""
|
|
)
|
|
menuitem "Secure Registers" "per , ""RST/CLK (Reset Clocking and Initialization),Secure Registers"""
|
|
)
|
|
menuitem "IS;Interrupts Sampling" "per , ""IS (Interrupts Sampling)"""
|
|
popup "GGRT;Global Generic Reference Timer"
|
|
(
|
|
menuitem "CNT Control Base" "per , ""GGRT (Global Generic Reference Timer),CNT Control Base"""
|
|
menuitem "CNT Read Base" "per , ""GGRT (Global Generic Reference Timer),CNT Read Base"""
|
|
menuitem "CNT CTL Base" "per , ""GGRT (Global Generic Reference Timer),CNT CTL Base"""
|
|
popup "CNT Base Group"
|
|
(
|
|
menuitem "CNT Base 0" "per , ""GGRT (Global Generic Reference Timer),CNT Base Group,CNT Base 0"""
|
|
menuitem "CNT Base 1" "per , ""GGRT (Global Generic Reference Timer),CNT Base Group,CNT Base 1"""
|
|
menuitem "CNT Base 2" "per , ""GGRT (Global Generic Reference Timer),CNT Base Group,CNT Base 2"""
|
|
menuitem "CNT Base 3" "per , ""GGRT (Global Generic Reference Timer),CNT Base Group,CNT Base 3"""
|
|
menuitem "CNT EL0 Base 0" "per , ""GGRT (Global Generic Reference Timer),CNT Base Group,CNT EL0 Base 0"""
|
|
menuitem "CNT EL0 Base 2" "per , ""GGRT (Global Generic Reference Timer),CNT Base Group,CNT EL0 Base 2"""
|
|
)
|
|
)
|
|
menuitem "DC;Device Configuration" "per , ""DC (Device Configuration)"""
|
|
menuitem "SCFG;Supplemental Configuration Unit" "per , ""SCFG (Supplemental Configuration Unit)"""
|
|
popup "DPAA2;Data Path Acceleration Architecture"
|
|
(
|
|
; menuitem "LCFG;DPAA2 Configuration Space" "per , ""DPAA2 (Data Path Acceleration Architecture),LCFG (DPAA2 Configuration Space)"""
|
|
; menuitem "SGE;Scatter/Gather Entry" "per , ""DPAA2 (Data Path Acceleration Architecture),SGE (Scatter/Gather Entry)"""
|
|
; menuitem "FLE;Frame List Entry" "per , ""DPAA2 (Data Path Acceleration Architecture),FLE (Frame List Entry)"""
|
|
popup "QMAN/BMAN;Queue Manager/Buffer Manager"
|
|
(
|
|
menuitem "QMAN_CCSR" "per , ""DPAA2 (Data Path Acceleration Architecture),QMAN/BMAN (Queue Manager/Buffer Manager),QMAN_CCSR"""
|
|
; popup "QMAN_SWP"
|
|
; (
|
|
; menuitem "Software Portal QMAN Backed" "per , ""DPAA2 (Data Path Acceleration Architecture),QMAN/BMAN (Queue Manager/Buffer Manager),QMAN_SWP,Software Portal QMAN Backed"""
|
|
; menuitem "Software Portal Memory Backed" "per , ""DPAA2 (Data Path Acceleration Architecture),QMAN/BMAN (Queue Manager/Buffer Manager),QMAN_SWP,Software Portal Memory Backed"""
|
|
; )
|
|
)
|
|
menuitem "MC;Management Complex" "per , ""DPAA2 (Data Path Acceleration Architecture),MC (Management Complex)"""
|
|
popup "WRIOP;Wire Rate IO Processor"
|
|
(
|
|
; popup "Interface Profile Record Registers"
|
|
; (
|
|
; menuitem "Ingress" "per , ""DPAA2 (Data Path Acceleration Architecture),WRIOP (Wire Rate IO Processor),Interface Profile Record Registers,Ingress"""
|
|
; menuitem "Egress" "per , ""DPAA2 (Data Path Acceleration Architecture),WRIOP (Wire Rate IO Processor),Interface Profile Record Registers,Egress"""
|
|
; )
|
|
; menuitem "Interface Profile Special Functions Registers" "per , ""DPAA2 (Data Path Acceleration Architecture),WRIOP (Wire Rate IO Processor),Interface Profile Special Functions Registers"""
|
|
menuitem "Global Registers" "per , ""DPAA2 (Data Path Acceleration Architecture),WRIOP (Wire Rate IO Processor),Global Registers"""
|
|
menuitem "Port Registers" "per , ""DPAA2 (Data Path Acceleration Architecture),WRIOP (Wire Rate IO Processor),Port Registers"""
|
|
)
|
|
popup "CTLU;Classifier And Table Lookup Unit"
|
|
(
|
|
popup "Ingress"
|
|
(
|
|
menuitem "WRIOP CTLU Interface Profile Record Detailed Description" "per , ""DPAA2 (Data Path Acceleration Architecture),CTLU (Classifier And Table Lookup Unit),Ingress,WRIOP CTLU Interface Profile Record Detailed Description"""
|
|
menuitem "CTLU Detailed Programming Model" "per , ""DPAA2 (Data Path Acceleration Architecture),CTLU (Classifier And Table Lookup Unit),Ingress,CTLU Detailed Programming Model"""
|
|
)
|
|
popup "Egress"
|
|
(
|
|
menuitem "WRIOP CTLU Interface Profile Record Detailed Description" "per , ""DPAA2 (Data Path Acceleration Architecture),CTLU (Classifier And Table Lookup Unit),Egress,WRIOP CTLU Interface Profile Record Detailed Description"""
|
|
menuitem "CTLU Detailed Programming Model" "per , ""DPAA2 (Data Path Acceleration Architecture),CTLU (Classifier And Table Lookup Unit),Egress,CTLU Detailed Programming Model"""
|
|
)
|
|
)
|
|
; menuitem "QOSMAP;CTLU QoS Mapping And Policer" "per , ""DPAA2 (Data Path Acceleration Architecture),QOSMAP (CTLU QoS Mapping And Policer)"""
|
|
popup "CEMAC;Ethernet Media Access Controller"
|
|
(
|
|
menuitem "CEMAC 1" "per , ""DPAA2 (Data Path Acceleration Architecture),CEMAC (Ethernet Media Access Controller),CEMAC 1"""
|
|
menuitem "CEMAC 2" "per , ""DPAA2 (Data Path Acceleration Architecture),CEMAC (Ethernet Media Access Controller),CEMAC 2"""
|
|
)
|
|
popup "MEMAC;Multirate Ethernet Media Access Controller"
|
|
(
|
|
menuitem "MEMAC 3" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 3"""
|
|
menuitem "MEMAC 4" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 4"""
|
|
menuitem "MEMAC 5" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 5"""
|
|
menuitem "MEMAC 6" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 6"""
|
|
menuitem "MEMAC 7" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 7"""
|
|
menuitem "MEMAC 8" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 8"""
|
|
menuitem "MEMAC 9" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 9"""
|
|
menuitem "MEMAC 10" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 10"""
|
|
menuitem "MEMAC 11" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 11"""
|
|
menuitem "MEMAC 12" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 12"""
|
|
menuitem "MEMAC 13" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 13"""
|
|
menuitem "MEMAC 14" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 14"""
|
|
menuitem "MEMAC 15" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 15"""
|
|
menuitem "MEMAC 16" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 16"""
|
|
menuitem "MEMAC 17" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 17"""
|
|
menuitem "MEMAC 18" "per , ""DPAA2 (Data Path Acceleration Architecture),MEMAC (Multirate Ethernet Media Access Controller),MEMAC 18"""
|
|
)
|
|
popup "MACSEC;MACsec"
|
|
(
|
|
menuitem "MACsec 1" "per , ""DPAA2 (Data Path Acceleration Architecture),MACSEC (MACsec),MACsec 1"""
|
|
menuitem "MACsec 2" "per , ""DPAA2 (Data Path Acceleration Architecture),MACSEC (MACsec),MACsec 2"""
|
|
menuitem "MACsec 3" "per , ""DPAA2 (Data Path Acceleration Architecture),MACSEC (MACsec),MACsec 3"""
|
|
menuitem "MACsec 4" "per , ""DPAA2 (Data Path Acceleration Architecture),MACSEC (MACsec),MACsec 4"""
|
|
)
|
|
menuitem "1588 TIM IP;1588 Timer IP Module" "per , ""DPAA2 (Data Path Acceleration Architecture),1588 TIM IP (1588 Timer IP Module)"""
|
|
menuitem "PEBM;Packet Express Buffer Memory" "per , ""DPAA2 (Data Path Acceleration Architecture),PEBM (Packet Express Buffer Memory)"""
|
|
menuitem "SEC" "per , ""DPAA2 (Data Path Acceleration Architecture),SEC"""
|
|
menuitem "DCE;Decompression/Compression Engine" "per , ""DPAA2 (Data Path Acceleration Architecture),DCE (Decompression/Compression Engine)"""
|
|
)
|
|
popup "TZ;Trust Zone"
|
|
(
|
|
popup "TZC-400;Address Space Controller"
|
|
(
|
|
menuitem "TZC 1" "per , ""TZ (Trust Zone),TZC-400 (Address Space Controller),TZC 1"""
|
|
menuitem "TZC 2" "per , ""TZ (Trust Zone),TZC-400 (Address Space Controller),TZC 2"""
|
|
if !cpuis("LX2??2A")
|
|
(
|
|
menuitem "TZC 3" "per , ""TZ (Trust Zone),TZC-400 (Address Space Controller),TZC 3"""
|
|
menuitem "TZC 4" "per , ""TZ (Trust Zone),TZC-400 (Address Space Controller),TZC 4"""
|
|
)
|
|
)
|
|
menuitem "TZPC;Protection Controller" "per , ""TZ (Trust Zone),TZPC (Protection Controller)"""
|
|
)
|
|
popup "CCN-508;CCN-508 Module"
|
|
(
|
|
menuitem "MN Subregion" "per , ""CCN-508 (CCN-508 Module),MN Subregion"""
|
|
popup "XP Subregions"
|
|
(
|
|
menuitem "XP ID 0" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 0"""
|
|
menuitem "XP ID 1" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 1"""
|
|
menuitem "XP ID 2" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 2"""
|
|
menuitem "XP ID 3" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 3"""
|
|
menuitem "XP ID 4" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 4"""
|
|
menuitem "XP ID 5" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 5"""
|
|
menuitem "XP ID 6" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 6"""
|
|
menuitem "XP ID 7" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 7"""
|
|
menuitem "XP ID 8" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 8"""
|
|
menuitem "XP ID 9" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 9"""
|
|
menuitem "XP ID 10" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 10"""
|
|
menuitem "XP ID 11" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 11"""
|
|
menuitem "XP ID 12" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 12"""
|
|
menuitem "XP ID 13" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 13"""
|
|
menuitem "XP ID 14" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 14"""
|
|
menuitem "XP ID 15" "per , ""CCN-508 (CCN-508 Module),XP Subregions,XP ID 15"""
|
|
)
|
|
popup "HN-F Subregions"
|
|
(
|
|
menuitem "HN-F ID 2" "per , ""CCN-508 (CCN-508 Module),HN-F Subregions,HN-F ID 2"""
|
|
menuitem "HN-F ID 5" "per , ""CCN-508 (CCN-508 Module),HN-F Subregions,HN-F ID 5"""
|
|
menuitem "HN-F ID 6" "per , ""CCN-508 (CCN-508 Module),HN-F Subregions,HN-F ID 6"""
|
|
menuitem "HN-F ID 9" "per , ""CCN-508 (CCN-508 Module),HN-F Subregions,HN-F ID 9"""
|
|
menuitem "HN-F ID 18" "per , ""CCN-508 (CCN-508 Module),HN-F Subregions,HN-F ID 18"""
|
|
menuitem "HN-F ID 21" "per , ""CCN-508 (CCN-508 Module),HN-F Subregions,HN-F ID 21"""
|
|
menuitem "HN-F ID 22" "per , ""CCN-508 (CCN-508 Module),HN-F Subregions,HN-F ID 22"""
|
|
menuitem "HN-F ID 25" "per , ""CCN-508 (CCN-508 Module),HN-F Subregions,HN-F ID 25"""
|
|
)
|
|
popup "HN-I Subregions"
|
|
(
|
|
menuitem "HN-I ID 13" "per , ""CCN-508 (CCN-508 Module),HN-I Subregions,HN-I ID 13"""
|
|
menuitem "HN-I ID 30" "per , ""CCN-508 (CCN-508 Module),HN-I Subregions,HN-I ID 30"""
|
|
)
|
|
popup "RN-I Subregions"
|
|
(
|
|
menuitem "RN-I ID 1" "per , ""CCN-508 (CCN-508 Module),RN-I Subregions,RN-I ID 1"""
|
|
menuitem "RN-I ID 4" "per , ""CCN-508 (CCN-508 Module),RN-I Subregions,RN-I ID 4"""
|
|
menuitem "RN-I ID 7" "per , ""CCN-508 (CCN-508 Module),RN-I Subregions,RN-I ID 7"""
|
|
menuitem "RN-I ID 10" "per , ""CCN-508 (CCN-508 Module),RN-I Subregions,RN-I ID 10"""
|
|
menuitem "RN-I ID 17" "per , ""CCN-508 (CCN-508 Module),RN-I Subregions,RN-I ID 17"""
|
|
menuitem "RN-I ID 20" "per , ""CCN-508 (CCN-508 Module),RN-I Subregions,RN-I ID 20"""
|
|
menuitem "RN-I ID 23" "per , ""CCN-508 (CCN-508 Module),RN-I Subregions,RN-I ID 23"""
|
|
menuitem "RN-I ID 26" "per , ""CCN-508 (CCN-508 Module),RN-I Subregions,RN-I ID 26"""
|
|
)
|
|
popup "SBSX Subregions"
|
|
(
|
|
menuitem "RN-I ID 3" "per , ""CCN-508 (CCN-508 Module),SBSX Subregions,RN-I ID 3"""
|
|
menuitem "RN-I ID 8" "per , ""CCN-508 (CCN-508 Module),SBSX Subregions,RN-I ID 8"""
|
|
menuitem "RN-I ID 19" "per , ""CCN-508 (CCN-508 Module),SBSX Subregions,RN-I ID 19"""
|
|
menuitem "RN-I ID 24" "per , ""CCN-508 (CCN-508 Module),SBSX Subregions,RN-I ID 24"""
|
|
)
|
|
)
|
|
popup "DDR;DDR Memory Controller"
|
|
(
|
|
menuitem "DDR1" "per , ""DDR (DDR Memory Controller),DDR1"""
|
|
if cpuis("LX2??0A")
|
|
(
|
|
menuitem "DDR2" "per , ""DDR (DDR Memory Controller),DDR2"""
|
|
)
|
|
)
|
|
popup "eSDHC;Enhanced Secured Digital Host Controller"
|
|
(
|
|
menuitem "eSDHC 1" "per , ""eSDHC (Enhanced Secured Digital Host Controller),eSDHC 1"""
|
|
menuitem "eSDHC 2" "per , ""eSDHC (Enhanced Secured Digital Host Controller),eSDHC 2"""
|
|
)
|
|
popup "FlexCAN;Controller Area Network"
|
|
(
|
|
menuitem "CAN 1" "per , ""FlexCAN (Controller Area Network),CAN 1"""
|
|
menuitem "CAN 2" "per , ""FlexCAN (Controller Area Network),CAN 2"""
|
|
)
|
|
menuitem "FlexSPI;Flexible Serial Peripheral Interface" "per , ""FlexSPI (Flexible Serial Peripheral Interface)"""
|
|
popup "FTM;FlexTimer Module"
|
|
(
|
|
menuitem "FlexTimer 1" "per , ""FTM (FlexTimer Module),FlexTimer 1"""
|
|
menuitem "FlexTimer 2" "per , ""FTM (FlexTimer Module),FlexTimer 2"""
|
|
)
|
|
popup "GPIO;General Purpose I/O"
|
|
(
|
|
menuitem "GPIO 1" "per , ""GPIO (General Purpose I/O),GPIO 1"""
|
|
menuitem "GPIO 2" "per , ""GPIO (General Purpose I/O),GPIO 2"""
|
|
menuitem "GPIO 3" "per , ""GPIO (General Purpose I/O),GPIO 3"""
|
|
menuitem "GPIO 4" "per , ""GPIO (General Purpose I/O),GPIO 4"""
|
|
)
|
|
popup "I2C;Inter-Integrated Circuit"
|
|
(
|
|
menuitem "I2C 1" "per , ""I2C (Inter-Integrated Circuit),I2C 1"""
|
|
menuitem "I2C 2" "per , ""I2C (Inter-Integrated Circuit),I2C 2"""
|
|
menuitem "I2C 3" "per , ""I2C (Inter-Integrated Circuit),I2C 3"""
|
|
menuitem "I2C 4" "per , ""I2C (Inter-Integrated Circuit),I2C 4"""
|
|
menuitem "I2C 5" "per , ""I2C (Inter-Integrated Circuit),I2C 5"""
|
|
menuitem "I2C 6" "per , ""I2C (Inter-Integrated Circuit),I2C 6"""
|
|
menuitem "I2C 7" "per , ""I2C (Inter-Integrated Circuit),I2C 7"""
|
|
menuitem "I2C 8" "per , ""I2C (Inter-Integrated Circuit),I2C 8"""
|
|
)
|
|
popup "PCIe;PCI Express Interface Controller"
|
|
(
|
|
menuitem "PCIe 1" "per , ""PCIe (PCI Express Interface Controller),PCIe 1"""
|
|
if !cpuis("LX2??2A")
|
|
(
|
|
menuitem "PCIe 2" "per , ""PCIe (PCI Express Interface Controller),PCIe 2"""
|
|
)
|
|
menuitem "PCIe 3" "per , ""PCIe (PCI Express Interface Controller),PCIe 3"""
|
|
menuitem "PCIe 4" "per , ""PCIe (PCI Express Interface Controller),PCIe 4"""
|
|
if !cpuis("LX2??2A")
|
|
(
|
|
menuitem "PCIe 5" "per , ""PCIe (PCI Express Interface Controller),PCIe 5"""
|
|
menuitem "PCIe 6" "per , ""PCIe (PCI Express Interface Controller),PCIe 6"""
|
|
)
|
|
)
|
|
menuitem "PMU;Power Management Unit" "per , ""PMU (Power Management Unit)"""
|
|
menuitem "qDMA;Queue Direct Memory Access Controller" "per , ""qDMA (Queue Direct Memory Access Controller)"""
|
|
popup "SATA 3.0;Serial ATA 3.0"
|
|
(
|
|
menuitem "SATA 1" "per , ""SATA 3.0 (Serial ATA 3.0),SATA 1"""
|
|
menuitem "SATA 2" "per , ""SATA 3.0 (Serial ATA 3.0),SATA 2"""
|
|
menuitem "SATA 3" "per , ""SATA 3.0 (Serial ATA 3.0),SATA 3"""
|
|
menuitem "SATA 4" "per , ""SATA 3.0 (Serial ATA 3.0),SATA 4"""
|
|
)
|
|
popup "SerDes;Serializer/Deserializer"
|
|
(
|
|
popup "SerDes Registers"
|
|
(
|
|
menuitem "SerDes 1" "per , ""SerDes (Serializer/Deserializer),SerDes Registers,SerDes 1"""
|
|
menuitem "SerDes 2" "per , ""SerDes (Serializer/Deserializer),SerDes Registers,SerDes 2"""
|
|
if !cpuis("LX2??2A")
|
|
(
|
|
menuitem "SerDes 3" "per , ""SerDes (Serializer/Deserializer),SerDes Registers,SerDes 3"""
|
|
)
|
|
)
|
|
; popup "100G MDIO Registers"
|
|
; (
|
|
; popup "25 Gigabit Ethernet"
|
|
; (
|
|
; menuitem "25G PCS Register" "per , ""SerDes (Serializer/Deserializer),100G MDIO Registers,25 Gigabit Ethernet,25G PCS Register"""
|
|
; menuitem "RS-FEC Register" "per , ""SerDes (Serializer/Deserializer),100G MDIO Registers,25 Gigabit Ethernet,RS-FEC Register"""
|
|
; )
|
|
; popup "100 Gigabit Ethernet"
|
|
; (
|
|
; menuitem "100G PCS Register" "per , ""SerDes (Serializer/Deserializer),100G MDIO Registers,100 Gigabit Ethernet,100G PCS Register"""
|
|
; menuitem "RS-FEC Register" "per , ""SerDes (Serializer/Deserializer),100G MDIO Registers,100 Gigabit Ethernet,RS-FEC Register"""
|
|
; )
|
|
; )
|
|
; popup "40G MDIO Registers"
|
|
; (
|
|
; popup "40 Gigabit Ethernet"
|
|
; (
|
|
; menuitem "40G PCS Register" "per , ""SerDes (Serializer/Deserializer),40G MDIO Registers,40 Gigabit Ethernet,40G PCS Register"""
|
|
; )
|
|
; )
|
|
; popup "50G MDIO Registers"
|
|
; (
|
|
; popup "50 Gigabit Ethernet"
|
|
; (
|
|
; menuitem "50G PCS Register" "per , ""SerDes (Serializer/Deserializer),50G MDIO Registers,50 Gigabit Ethernet,50G PCS Register"""
|
|
; menuitem "RS-FEC Register" "per , ""SerDes (Serializer/Deserializer),50G MDIO Registers,50 Gigabit Ethernet,RS-FEC Register"""
|
|
; )
|
|
; )
|
|
; popup "USXGMII/XFI MDIO Registers"
|
|
; (
|
|
; menuitem "USXGMII" "per , ""SerDes (Serializer/Deserializer),USXGMII/XFI MDIO Registers,USXGMII"""
|
|
; popup "10 Gigabit Ethernet"
|
|
; (
|
|
; menuitem "10G PCS Register" "per , ""SerDes (Serializer/Deserializer),USXGMII/XFI MDIO Registers,10 Gigabit Ethernet,10G PCS Register"""
|
|
; )
|
|
; )
|
|
; popup "1000Base-X/SGMII MDIO Registers"
|
|
; (
|
|
; menuitem "SGMII Registers" "per , ""SerDes (Serializer/Deserializer),1000Base-X/SGMII MDIO Registers,SGMII Registers"""
|
|
; menuitem "BackPlane AN Registers" "per , ""SerDes (Serializer/Deserializer),1000Base-X/SGMII MDIO Registers,BackPlane AN Registers"""
|
|
; menuitem "Vendor Specific Registers" "per , ""SerDes (Serializer/Deserializer),1000Base-X/SGMII MDIO Registers,Vendor Specific Registers"""
|
|
; )
|
|
)
|
|
popup "SPI;Serial Peripheral Interface"
|
|
(
|
|
menuitem "SPI 1" "per , ""SPI (Serial Peripheral Interface),SPI 1"""
|
|
menuitem "SPI 2" "per , ""SPI (Serial Peripheral Interface),SPI 2"""
|
|
menuitem "SPI 3" "per , ""SPI (Serial Peripheral Interface),SPI 3"""
|
|
)
|
|
menuitem "TMU;Thermal Monitoring Unit" "per , ""TMU (Thermal Monitoring Unit)"""
|
|
popup "UART;Universal Asynchronous Receiver/Transmitter"
|
|
(
|
|
menuitem "UART1" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART1"""
|
|
menuitem "UART2" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART2"""
|
|
menuitem "UART3" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART3"""
|
|
menuitem "UART4" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART4"""
|
|
)
|
|
popup "USB;Universal Serial Bus Interface 3.0"
|
|
(
|
|
popup "USB 3.0"
|
|
(
|
|
menuitem "USBC1" "per , ""USB (Universal Serial Bus Interface 3.0),USB 3.0,USBC1"""
|
|
if !cpuis("LX2160A*")&&!cpuis("LX2120A*")&&!cpuis("LX2080A*")
|
|
(
|
|
menuitem "USBC2" "per , ""USB (Universal Serial Bus Interface 3.0),USB 3.0,USBC2"""
|
|
)
|
|
)
|
|
popup "USB PHY SS"
|
|
(
|
|
menuitem "USBPHY1" "per , ""USB (Universal Serial Bus Interface 3.0),USB PHY SS,USBPHY1"""
|
|
menuitem "USBPHY2" "per , ""USB (Universal Serial Bus Interface 3.0),USB PHY SS,USBPHY2"""
|
|
)
|
|
menuitem "USB PHY PARAMS_CONFIG" "per , ""USB (Universal Serial Bus Interface 3.0),USB PHY PARAMS_CONFIG"""
|
|
)
|
|
popup "WDOG;Watchdog Timer Unit"
|
|
(
|
|
menuitem "WDOG1" "per , ""WDOG (Watchdog Timer Unit),WDOG1"""
|
|
menuitem "WDOG2" "per , ""WDOG (Watchdog Timer Unit),WDOG2"""
|
|
menuitem "TZWDOG1" "per , ""WDOG (Watchdog Timer Unit),TZWDOG1"""
|
|
menuitem "TZWDOG2" "per , ""WDOG (Watchdog Timer Unit),TZWDOG2"""
|
|
)
|
|
menuitem "EPU;Event Processing Unit" "per , ""EPU (Event Processing Unit)"""
|
|
)
|
|
)
|