361 lines
13 KiB
Plaintext
361 lines
13 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: LPC3130/31 Specific Menu
|
|
; @Props: Released
|
|
; @Author: BOB
|
|
; @Changelog: 2009-09-04 BOB
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: ARM926EJ-S
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menlpc313x.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""ARM Core Registers,ID Registers"""
|
|
menuitem "[:chip]MMU Control and Configuration" "per , ""ARM Core Registers,MMU Control and Configuration"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""ARM Core Registers,Cache Control and Configuration"""
|
|
menuitem "[:chip]TCM Control and Configuration" "per , ""ARM Core Registers,TCM Control and Configuration"""
|
|
menuitem "[:chip]Test and Debug" "per , ""ARM Core Registers,Test and Debug"""
|
|
menuitem "[:chip]ICEbreaker" "per , ""ARM Core Registers,ICEbreaker"""
|
|
)
|
|
separator
|
|
menuitem "Flash" "per , ""Flash (NAND Flash Controller)"""
|
|
menuitem "MPMC" "per , ""MPMC (Multi-Port Memory Controller)"""
|
|
popup "USB OTG"
|
|
(
|
|
menuitem "Device/Host Capability" "per , ""USB OTG (On-The-Go) Controller,Device/Host Capability"""
|
|
menuitem "Device/Host Operational" "per , ""USB OTG (On-The-Go) Controller,Device/Host Operational"""
|
|
menuitem "Device Endpoint" "per , ""USB OTG (On-The-Go) Controller,Device Endpoint"""
|
|
)
|
|
popup "DMA"
|
|
(
|
|
menuitem "Channel Registers" "per , ""DMA (DMA controller),Channel Registers"""
|
|
menuitem "Alternate Channel Registers" "per , ""DMA (DMA controller),Alternate Channel Registers"""
|
|
menuitem "Global control Registers" "per , ""DMA (DMA controller),Global Control Registers"""
|
|
)
|
|
menuitem "Interrupt Controller" "per , ""Interrupt Controller"""
|
|
popup "CGU"
|
|
(
|
|
menuitem "Switch configuration for base clocks" "per , ""CGU,Switch configuration for base clocks"""
|
|
menuitem "Frequency select 1 for base clocks" "per , ""CGU,Frequency select 1 for base clocks"""
|
|
menuitem "Frequency select 2 for base clocks" "per , ""CGU,Frequency select 2 for base clocks"""
|
|
menuitem "Switch status for base clocks" "per , ""CGU,Switch status for base clocks"""
|
|
menuitem "Power control" "per , ""CGU,Power control"""
|
|
menuitem "Power status" "per , ""CGU,Power status"""
|
|
menuitem "Enable select" "per , ""CGU,Enable select"""
|
|
menuitem "Base Control Registers for SYS Base" "per , ""CGU,Base Control for SYS Base"""
|
|
menuitem "Fractional Divider Configuration" "per , ""CGU,Fractional Divider Configuration"""
|
|
menuitem "Dynamic fractional divider configuration" "per , ""CGU,Dynamic fractional divider configuration"""
|
|
menuitem "Dynamic fractional divider selection" "per , ""CGU,Dynamic fractional divider selection"""
|
|
menuitem "Power and oscillator control" "per , ""CGU,Power and oscillator control"""
|
|
menuitem "Reset control" "per , ""CGU,Reset control"""
|
|
menuitem "PLL control 0 (audio PLL)" "per , ""CGU,PLL control 0 (audio PLL)"""
|
|
menuitem "PLL control 1 (system PLL)" "per , ""CGU,PLL control 1 (system PLL)"""
|
|
)
|
|
menuitem "WDT" "per , ""WDT (Watchdog Timer)"""
|
|
popup "GPIO"
|
|
(
|
|
menuitem "EBI_MCI" "per , ""GPIO (General Purpose Input/Output),EBI_MCI"""
|
|
menuitem "EBI_I2STX_0" "per , ""GPIO (General Purpose Input/Output),EBI_I2STX_0"""
|
|
menuitem "CGU" "per , ""GPIO (General Purpose Input/Output),CGU"""
|
|
menuitem "I2SRX_0" "per , ""GPIO (General Purpose Input/Output),I2SRX_0"""
|
|
menuitem "I2SRX_1" "per , ""GPIO (General Purpose Input/Output),I2SRX_1"""
|
|
menuitem "I2STX_1" "per , ""GPIO (General Purpose Input/Output),I2STX_1"""
|
|
menuitem "EBI" "per , ""GPIO (General Purpose Input/Output),EBI"""
|
|
menuitem "GPIO" "per , ""GPIO (General Purpose Input/Output),GPIO"""
|
|
menuitem "I2C1" "per , ""GPIO (General Purpose Input/Output),I2C1"""
|
|
menuitem "SPI" "per , ""GPIO (General Purpose Input/Output),SPI"""
|
|
menuitem "NAND_FLASH" "per , ""GPIO (General Purpose Input/Output),NAND_FLASH"""
|
|
menuitem "PWM" "per , ""GPIO (General Purpose Input/Output),PWM"""
|
|
menuitem "UART" "per , ""GPIO (General Purpose Input/Output),UART"""
|
|
)
|
|
menuitem "ADC" "per , ""ADC (Analog/Digital Converter)"""
|
|
popup "Event Router"
|
|
(
|
|
menuitem "Input" "per , ""Event Router,Input"""
|
|
menuitem "Interrupt Outputs Status" "per , ""Event Router,Interrupt Outputs Status"""
|
|
menuitem "Interrupt Output 0" "per , ""Event Router,Interrupt Output 0"""
|
|
menuitem "Interrupt Output 1" "per , ""Event Router,Interrupt Output 1"""
|
|
menuitem "Interrupt Output 2" "per , ""Event Router,Interrupt Output 2"""
|
|
menuitem "Interrupt Output 3" "per , ""Event Router,Interrupt Output 3"""
|
|
menuitem "CGU Wakeup Output" "per , ""Event Router,CGU Wakeup Output"""
|
|
)
|
|
menuitem "RNG" "per , ""Random Number Generator (RNG)"""
|
|
menuitem "SPI" "per , ""SPI,(Serial Peripheral Interface)"""
|
|
menuitem "MCI" "per , ""MCI (Memory Card Interface)"""
|
|
menuitem "UART" "per , ""UART (Universal Asynchronous Receiver/Transmitter)"""
|
|
menuitem "LCD" "per , ""LCD (Liquid Crystal Display)"""
|
|
popup "I2C"
|
|
(
|
|
menuitem "I2C 1" "per , ""I2C (Inter-Integrated Circuit),I2C 1"""
|
|
menuitem "I2C 2" "per , ""I2C (Inter-Integrated Circuit),I2C 2"""
|
|
)
|
|
popup "Timers"
|
|
(
|
|
menuitem "Timer 0" "per , ""Timers,Timer 0"""
|
|
menuitem "Timer 1" "per , ""Timers,Timer 1"""
|
|
menuitem "Timer 2" "per , ""Timers,Timer 2"""
|
|
menuitem "Timer 3" "per , ""Timers,Timer 3"""
|
|
)
|
|
menuitem "PWM" "per , ""PWM (Pulse Width Modulator)"""
|
|
popup "System Control"
|
|
(
|
|
menuitem "Miscellaneous System Configuration" "per , ""System Control,Miscellaneous System Configuration"""
|
|
menuitem "USB Configuration" "per , ""System Control,USB Configuration"""
|
|
menuitem "ISRAM/ISROM Configuration" "per , ""System Control,ISRAM/ISROM Configuration"""
|
|
menuitem "MPMC Configuration" "per , ""System Control,MPMC Configuration"""
|
|
menuitem "Pin Multiplexing Control" "per , ""System Control,Pin Multiplexing Control"""
|
|
menuitem "Pad Configuration" "per , ""System Control,Pad Configuration"""
|
|
)
|
|
menuitem "PCM" "per , ""PCM (Pulse Code Modulation)"""
|
|
popup "I2S"
|
|
(
|
|
menuitem "I2S configuration" "per , ""I2S (Inter-IC Sound),I2S configuration"""
|
|
menuitem "I2STX0" "per , ""I2S (Inter-IC Sound),I2STX0"""
|
|
menuitem "I2STX1" "per , ""I2S (Inter-IC Sound),I2STX1"""
|
|
menuitem "I2SRX0" "per , ""I2S (Inter-IC Sound),I2SRX0"""
|
|
menuitem "I2SRX1" "per , ""I2S (Inter-IC Sound),I2SRX1"""
|
|
)
|
|
)
|
|
)
|