363 lines
10 KiB
Plaintext
363 lines
10 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: LPC11Uxx Specific Menu
|
|
; @Props: Released
|
|
; @Author: PID, LST
|
|
; @Changelog: 2019-01-08 LST
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: Cortex-M0P, Cortex-M0
|
|
; @Chip: LPC11U12/201, LPC11U13/201, LPC11U14/201, LPC11U22FBD48, LPC11U23/301,
|
|
; LPC11U24/301, LPC11U24/401, LPC11U34FBD48, LPC11U34FHN33, LPC11U35FBD48,
|
|
; LPC11U35FBD64, LPC11U35FET48, LPC11U35FHI33, LPC11U35FHN33,
|
|
; LPC11U36FBD48, LPC11U36FBD64, LPC11U37FBD48, LPC11U37FBD64,
|
|
; LPC11U37HFBD64, LPC11U66JBD48, LPC11U67JBD100, LPC11U67JBD48,
|
|
; LPC11U67JBD64, LPC11U68JBD100, LPC11U68JBD48, LPC11U68JBD64
|
|
; @Copyright: (C) 1989-2019 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menlpc11uxx.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
if (CORENAME()=="CORTEXM0")
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M0)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M0),System Control"""
|
|
menuitem "[:chip]Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M0),Nested Vectored Interrupt Controller (NVIC)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M0),Debug,Core Debug"""
|
|
menuitem "[:chip]BPU;Breakpoint Unit" "per , ""Core Registers (Cortex-M0),Debug,Breakpoint Unit (BPU)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M0),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
)
|
|
else if (CORENAME()=="CORTEXM0+")
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M0+)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M0+),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M0+),Memory Protection Unit (MPU)"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M0+),Nested Vectored Interrupt Controller (NVIC)"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M0+),Debug,Core Debug"""
|
|
menuitem "[:chip]BPU;Breakpoint Unit" "per , ""Core Registers (Cortex-M0+),Debug,Breakpoint Unit (BPU)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M0+),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
)
|
|
separator
|
|
menuitem "SysCon" "per , ""SysCon (System Control Block)"""
|
|
menuitem "PMU" "per , ""PMU (Power Management Unit)"""
|
|
menuitem "IOCON" "per , ""IOCON (I/O Configuration)"""
|
|
popup "GPIO"
|
|
(
|
|
menuitem "PBR" "per , ""GPIO (General-Purpose I/O),GPIO Port Block Registers"""
|
|
popup "GINT"
|
|
(
|
|
menuitem "Group 0" "per , ""GPIO (General-Purpose I/O),GINT (Grouped GPIO Input Interrupt),Group 0"""
|
|
menuitem "Group 1" "per , ""GPIO (General-Purpose I/O),GINT (Grouped GPIO Input Interrupt),Group 1"""
|
|
)
|
|
menuitem "PINT" "per , ""GPIO (General-Purpose I/O),PINT (Pin Interrupt And Pattern Match)"""
|
|
)
|
|
if cpuis("LPC11U6*")
|
|
(
|
|
menuitem "DMAC" "per , ""DMAC (DMA Controller)"""
|
|
popup "USART"
|
|
(
|
|
menuitem "USART0" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART0"""
|
|
menuitem "USART1" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART1"""
|
|
menuitem "USART2" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART2"""
|
|
if cpuis("LPC11U68JBD100")
|
|
(
|
|
menuitem "USART3" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART3"""
|
|
menuitem "USART4" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter),USART4"""
|
|
)
|
|
)
|
|
popup "I2C-Bus Interface"
|
|
(
|
|
menuitem "I2C0" "per , ""I2C-Bus Interface,I2C0"""
|
|
menuitem "I2C1" "per , ""I2C-Bus Interface,I2C1"""
|
|
)
|
|
)
|
|
if cpuis("LPC11U1*")||cpuis("LPC11U2*")||cpuis("LPC11U3*")
|
|
(
|
|
menuitem "USART" "per , ""USART (Universal Synchronous/Asynchronous Receiver/Transmitter)"""
|
|
menuitem "I2C-Bus Interface" "per , ""I2C-Bus Interface"""
|
|
)
|
|
popup "SSP"
|
|
(
|
|
menuitem "SSP/SPI0" "per , ""SSP (Synchronous Serial Port),SSP/SPI0"""
|
|
menuitem "SSP/SPI1" "per , ""SSP (Synchronous Serial Port),SSP/SPI1"""
|
|
)
|
|
menuitem "USB 2.0" "per , ""USB 2.0 (USB 2.0 Full-Speed Device Controller)"""
|
|
if cpuis("LPC11U6*")
|
|
(
|
|
popup "SCT"
|
|
(
|
|
menuitem "SCT0" "per , ""SCT (State Configurable Timer),SCT0"""
|
|
menuitem "SCT1" "per , ""SCT (State Configurable Timer),SCT1"""
|
|
)
|
|
)
|
|
popup "CT16B0/1"
|
|
(
|
|
menuitem "CT16B0" "per , ""CT16B0/1 (16-Bit Counter/Timers),CT16B0"""
|
|
menuitem "CT16B1" "per , ""CT16B0/1 (16-Bit Counter/Timers),CT16B1"""
|
|
)
|
|
popup "CT32B0/1"
|
|
(
|
|
menuitem "CT32B0" "per , ""CT32B0/1 (32-Bit Counter/Timers),CT32B0"""
|
|
menuitem "CT32B1" "per , ""CT32B0/1 (32-Bit Counter/Timers),CT32B1"""
|
|
)
|
|
if cpuis("LPC11U6*")
|
|
(
|
|
menuitem "RTC" "per , ""RTC (Real-Time Clock)"""
|
|
)
|
|
menuitem "WWDT" "per , ""WWDT (Windowed Watchdog Timer)"""
|
|
if cpuis("LPC11U6*")
|
|
(
|
|
menuitem "CRC" "per , ""CRC (Cyclic Redundancy Check)"""
|
|
)
|
|
menuitem "ADC" "per , ""ADC (Analog-To-Digital Converter)"""
|
|
menuitem "FMC" "per , ""FMC (Flash Memory Controller)"""
|
|
)
|
|
)
|