905 lines
70 KiB
Plaintext
905 lines
70 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: IMX8X Specific Menu
|
|
; @Props: Released
|
|
; @Author: KMW, KOF, BUM, DOR, BAN, CEZ, KRZ, PAM, MIC, DPR, MRO, JUS, DAS
|
|
; @Changelog: 2019-01-07 KMW
|
|
; 2019-10-31 DOR
|
|
; 2019-11-28 MRO
|
|
; 2020-02-21 DAS
|
|
; @Manufacturer: NXP - NXP Semiconductors
|
|
; @Core: Cortex-A35, Cortex-M4F
|
|
; @Chip: IMX8DX, IMX8DXP, IMX8QXP, IMX8QXP-CM4, IMX8DX-CM4, IMX8QXP-SCU,
|
|
; IMX8DX-SCU, IMX8DXP-SCU, IMX8DXP-CM4
|
|
; @Copyright: (C) 1989-2020 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menimx8x.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
if (CORENAME()=="CORTEXA35")
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A35)"
|
|
(
|
|
menuitem "[:chip]ID Registers[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Registers[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,System Timer Registers"""
|
|
menuitem "[:chip]Generic Interrupt Controller System Registers[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,Generic Interrupt Controller System Registers"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,Debug Registers"""
|
|
separator
|
|
menuitem "[:chip]Breakpoint Registers[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers[AArch64]" "per , ""Core Registers (Cortex-A35),AArch64,Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]ID Registers[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,Memory Management Unit"""
|
|
menuitem "[:chip]Virtualization Extensions[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,Virtualization Extensions"""
|
|
menuitem "[:chip]Cache Control and Configuration[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,System Performance Monitor"""
|
|
menuitem "[:chip]System Timer Registers[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,System Timer Registers"""
|
|
menuitem "[:chip]Generic Interrupt Controller System Registers[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,Generic Interrupt Controller System Registers"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,Debug Registers"""
|
|
separator
|
|
menuitem "[:chip]Breakpoint Registers[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers[AArch32]" "per , ""Core Registers (Cortex-A35),AArch32,Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Interrupt Controller (GIC-500)" "per , ""Core Registers (Cortex-A35),Interrupt Controller (GIC-500)"""
|
|
)
|
|
)
|
|
else if (CORENAME()=="CORTEXM4F")
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4F),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4F),Nested Vectored Interrupt Controller"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M4F),Floating-point Unit"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
)
|
|
separator
|
|
popup "Clocking"
|
|
(
|
|
if (!cpuis("IMX8*-CM4")&&!cpuis("IMX8*-SCU"))
|
|
(
|
|
menuitem "ADMA;Audio DMA" "per , ""Clocking,ADMA (Audio DMA)"""
|
|
)
|
|
if (cpuis("IMX8*-CM4"))
|
|
(
|
|
menuitem "CM4;ARM Cortex-M4" "per , ""Clocking,CM4 (ARM Cortex-M4)"""
|
|
)
|
|
if (!cpuis("IMX8*-CM4")&&!cpuis("IMX8*-SCU"))
|
|
(
|
|
menuitem "CONNECTIVITY" "per , ""Clocking,CONNECTIVITY"""
|
|
)
|
|
if (cpuis("IMX8*-SCU"))
|
|
(
|
|
menuitem "DB;DRAM Block" "per , ""Clocking,DB (DRAM Block)"""
|
|
)
|
|
if (!cpuis("IMX8*-CM4")&&!cpuis("IMX8*-SCU"))
|
|
(
|
|
popup "Display/Imaging/Camera"
|
|
(
|
|
menuitem "DC;Display Controller" "per , ""Clocking,Display/Imaging/Camera,DC (Display Controller)"""
|
|
menuitem "IMAGING" "per , ""Clocking,Display/Imaging/Camera,IMAGING"""
|
|
menuitem "MIPI DSI/LVDS 0" "per , ""Clocking,Display/Imaging/Camera,MIPI DSI/LVDS 0"""
|
|
menuitem "MIPI DSI/LVDS 1" "per , ""Clocking,Display/Imaging/Camera,MIPI DSI/LVDS 1"""
|
|
menuitem "MIPI CSI" "per , ""Clocking,Display/Imaging/Camera,MIPI CSI"""
|
|
menuitem "CI PI;Parallel Capture" "per , ""Clocking,Display/Imaging/Camera,CI PI (Parallel Capture)"""
|
|
)
|
|
)
|
|
menuitem "DRC;DRAM" "per , ""Clocking,DRC (DRAM)"""
|
|
menuitem "HSIO;High Speed I/O" "per , ""Clocking,HSIO (High Speed I/O)"""
|
|
menuitem "LSIO;Low Speed I/O" "per , ""Clocking,LSIO (Low Speed I/O)"""
|
|
if (cpuis("IMX8*-SCU"))
|
|
(
|
|
menuitem "SCU;System Control Unit" "per , ""Clocking,SCU (System Control Unit)"""
|
|
)
|
|
)
|
|
; menuitem "IOMUX" "per , ""IOMUX"""
|
|
popup "DRAM;DRAM Subsystem"
|
|
(
|
|
menuitem "DRC_PERF_MON;DRC Performance Monitor" "per , ""DRAM (DRAM Subsystem),DRC_PERF_MON (DDR Performance Monitor)"""
|
|
menuitem "DDRC0_0;DDR Controller" "per , ""DRAM (DRAM Subsystem),DDRC0_0 (DDR Controller)"""
|
|
menuitem "DDRP0_0;DDR PHY" "per , ""DRAM (DRAM Subsystem),DDRP0_0 (DDR PHY)"""
|
|
menuitem "DDRC0_1;DDR Controller" "per , ""DRAM (DRAM Subsystem),DDRC0_1 (DDR Controller)"""
|
|
menuitem "DDRP0_1;DDR PHY" "per , ""DRAM (DRAM Subsystem),DDRP0_1 (DDR PHY)"""
|
|
menuitem "DDRC0_2;DDR Controller" "per , ""DRAM (DRAM Subsystem),DDRC0_2 (DDR Controller)"""
|
|
menuitem "DDRP0_2;DDR PHY" "per , ""DRAM (DRAM Subsystem),DDRP0_2 (DDR PHY)"""
|
|
menuitem "DDRC0_3;DDR Controller" "per , ""DRAM (DRAM Subsystem),DDRC0_3 (DDR Controller)"""
|
|
menuitem "DDRP0_3;DDR PHY" "per , ""DRAM (DRAM Subsystem),DDRP0_3 (DDR PHY)"""
|
|
)
|
|
if (cpuis("IMX8*-CM4")||cpuis("IMX8DX")||cpuis("IMX8DXP")||cpuis("IMX8QXP"))
|
|
(
|
|
popup "CM4;ARM Cortex-M4 Subsystem"
|
|
(
|
|
; menuitem "LMEM;Local Memory Controller" "per , ""CM4 (ARM Cortex-M4 Subsystem),LMEM (Local Memory Controller)"""
|
|
menuitem "MCM;Miscellaneous Control Module" "per , ""CM4 (ARM Cortex-M4 Subsystem),MCM (Miscellaneous Control Module)"""
|
|
menuitem "LPI2C;Low-Power I2C Controller" "per , ""CM4 (ARM Cortex-M4 Subsystem),LPI2C (Low-Power I2C Controller)"""
|
|
menuitem "LPIT" "per , ""CM4 (ARM Cortex-M4 Subsystem),LPIT"""
|
|
menuitem "LPUART;Low Power Universal Asynchronous Receiver/Transmitter" "per , ""CM4 (ARM Cortex-M4 Subsystem),LPUART (Low Power Universal Asynchronous Receiver/Transmitter)"""
|
|
menuitem "RGPIO;Rapid General-Purpose Input and Output" "per , ""CM4 (ARM Cortex-M4 Subsystem),RGPIO (Rapid General-Purpose Input and Output)"""
|
|
menuitem "TPM" "per , ""CM4 (ARM Cortex-M4 Subsystem),TPM"""
|
|
menuitem "SEMA42;Semaphores2" "per , ""CM4 (ARM Cortex-M4 Subsystem),SEMA42 (Semaphores2)"""
|
|
popup "MU;Messaging Unit"
|
|
(
|
|
menuitem "MU0-A0" "per , ""CM4 (ARM Cortex-M4 Subsystem),MU (Messaging Unit),MU0-A0"""
|
|
menuitem "MU0-A1" "per , ""CM4 (ARM Cortex-M4 Subsystem),MU (Messaging Unit),MU0-A1"""
|
|
menuitem "MU0-A2" "per , ""CM4 (ARM Cortex-M4 Subsystem),MU (Messaging Unit),MU0-A2"""
|
|
menuitem "MU0-A3" "per , ""CM4 (ARM Cortex-M4 Subsystem),MU (Messaging Unit),MU0-A3"""
|
|
menuitem "MU0-B" "per , ""CM4 (ARM Cortex-M4 Subsystem),MU (Messaging Unit),MU0-B"""
|
|
menuitem "MU1-A" "per , ""CM4 (ARM Cortex-M4 Subsystem),MU (Messaging Unit),MU1-A"""
|
|
)
|
|
menuitem "WDOG;Watchdog Timer" "per , ""CM4 (ARM Cortex-M4 Subsystem),WDOG (Watchdog Timer)"""
|
|
menuitem "ASMC;Auxiliary System Mode Control" "per , ""CM4 (ARM Cortex-M4 Subsystem),ASMC (Auxiliary System Mode Control)"""
|
|
menuitem "INTMUX;Interrupt Multiplexer" "per , ""CM4 (ARM Cortex-M4 Subsystem),INTMUX (Interrupt Multiplexer)"""
|
|
)
|
|
)
|
|
if (cpuis("IMX8*-SCU")||cpuis("IMX8DX")||cpuis("IMX8DXP")||cpuis("IMX8QXP"))
|
|
(
|
|
popup "SCU;System Controller Unit"
|
|
(
|
|
menuitem "LPI2C;Low-Power I2C Controller" "per , ""SCU (System Controller Unit),LPI2C (Low-Power I2C Controller)"""
|
|
menuitem "LPIT" "per , ""SCU (System Controller Unit),LPIT"""
|
|
menuitem "TPM" "per , ""SCU (System Controller Unit),TPM"""
|
|
menuitem "LPUART;Low Power Universal Asynchronous Receiver/Transmitter" "per , ""SCU (System Controller Unit),LPUART (Low Power Universal Asynchronous Receiver/Transmitter)"""
|
|
menuitem "RGPIO;Rapid General-Purpose Input and Output" "per , ""SCU (System Controller Unit),RGPIO (Rapid General-Purpose Input and Output)"""
|
|
menuitem "SEMA42;Semaphores2" "per , ""SCU (System Controller Unit),SEMA42 (Semaphores2)"""
|
|
popup "MU;Messaging Unit"
|
|
(
|
|
menuitem "MU0-A0" "per , ""SCU (System Controller Unit),MU (Messaging Unit),MU0-A0"""
|
|
menuitem "MU0-A1" "per , ""SCU (System Controller Unit),MU (Messaging Unit),MU0-A1"""
|
|
menuitem "MU0-A2" "per , ""SCU (System Controller Unit),MU (Messaging Unit),MU0-A2"""
|
|
menuitem "MU0-A3" "per , ""SCU (System Controller Unit),MU (Messaging Unit),MU0-A3"""
|
|
menuitem "MU0-B" "per , ""SCU (System Controller Unit),MU (Messaging Unit),MU0-B"""
|
|
menuitem "MU1-A" "per , ""SCU (System Controller Unit),MU (Messaging Unit),MU1-A"""
|
|
)
|
|
menuitem "WDOG;Watchdog Timer" "per , ""SCU (System Controller Unit),WDOG (Watchdog Timer)"""
|
|
menuitem "SCU_LPC;SCU Low Power Controller" "per , ""SCU (System Controller Unit),SCU_LPC (SCU Low Power Controller)"""
|
|
; menuitem "OCOTP_CTRL;On-Chip OTP Controller" "per , ""SCU (System Controller Unit),OCOTP_CTRL (On-Chip OTP Controller)"""
|
|
menuitem "ASMC;Auxiliary System Mode Control" "per , ""SCU (System Controller Unit),ASMC (Auxiliary System Mode Control)"""
|
|
menuitem "INTMUX;Interrupt Multiplexer" "per , ""SCU (System Controller Unit),INTMUX (Interrupt Multiplexer)"""
|
|
)
|
|
)
|
|
popup "Connectivity"
|
|
(
|
|
menuitem "APBHDMA;AHB-to-APBH Bridge with DMA" "per , ""Connectivity,APBHDMA (AHB-to-APBH Bridge with DMA)"""
|
|
; menuitem "BCH;62BIT Correcting ECC Accelerator" "per , ""Connectivity,BCH (62BIT Correcting ECC Accelerator)"""
|
|
menuitem "MLB;Media Local Bus" "per , ""Connectivity,MLB (Media Local Bus)"""
|
|
popup "eDMA;Enhanced Direct Memory Access"
|
|
(
|
|
menuitem "MP;Management Page" "per , ""Connectivity,eDMA (Enhanced Direct Memory Access),MP (Management Page)"""
|
|
popup "TCD;Transfer Control Descriptor"
|
|
(
|
|
menuitem "Channel 0" "per , ""Connectivity,eDMA (Enhanced Direct Memory Access),TCD (Transfer Control Descriptor),Channel 0"""
|
|
menuitem "Channel 1" "per , ""Connectivity,eDMA (Enhanced Direct Memory Access),TCD (Transfer Control Descriptor),Channel 1"""
|
|
menuitem "Channel 2" "per , ""Connectivity,eDMA (Enhanced Direct Memory Access),TCD (Transfer Control Descriptor),Channel 2"""
|
|
menuitem "Channel 3" "per , ""Connectivity,eDMA (Enhanced Direct Memory Access),TCD (Transfer Control Descriptor),Channel 3"""
|
|
menuitem "Channel 4" "per , ""Connectivity,eDMA (Enhanced Direct Memory Access),TCD (Transfer Control Descriptor),Channel 4"""
|
|
)
|
|
)
|
|
popup "ENET;Ethernet MAC"
|
|
(
|
|
menuitem "ENET-AVB1" "per , ""Connectivity,ENET (Ethernet MAC),ENET-AVB1"""
|
|
menuitem "ENET-AVB2" "per , ""Connectivity,ENET (Ethernet MAC),ENET-AVB2"""
|
|
)
|
|
; menuitem "GPMI;General Purpose Media Interface" "per , ""Connectivity,GPMI (General Purpose Media Interface)"""
|
|
popup "uSDHC;Ultra Secured Digital Host Controller"
|
|
(
|
|
menuitem "uSDHC1" "per , ""Connectivity,uSDHC (Ultra Secured Digital Host Controller),uSDHC1"""
|
|
menuitem "uSDHC2" "per , ""Connectivity,uSDHC (Ultra Secured Digital Host Controller),uSDHC2"""
|
|
)
|
|
; menuitem "USBDCD;USB Device Charger Detection Module" "per , ""Connectivity,USBDCD (USB Device Charger Detection Module)"""
|
|
; popup "USB2;Universal Serial Bus 2.0 Controller"
|
|
; (
|
|
; menuitem "Core" "per , ""Connectivity,USB2 (Universal Serial Bus 2.0 Controller),Core"""
|
|
; menuitem "Non-core" "per , ""Connectivity,USB2 (Universal Serial Bus 2.0 Controller),Non-core"""
|
|
; )
|
|
; menuitem "USB2-PHY;Universal Serial Bus 2.0 Integrated PHY" "per , ""Connectivity,USB2-PHY (Universal Serial Bus 2.0 Integrated PHY)"""
|
|
popup "USB3;Universal Serial Bus 3.0 Controller"
|
|
(
|
|
menuitem "Core" "per , ""Connectivity,USB3 (Universal Serial Bus 3.0 Controller),Core"""
|
|
; menuitem "Non-core" "per , ""Connectivity,USB3 (Universal Serial Bus 3.0 Controller),Non-core"""
|
|
)
|
|
)
|
|
popup "Display/Imaging/Camera"
|
|
(
|
|
popup "MIPI-CSI2"
|
|
(
|
|
popup "Parallel Camera"
|
|
(
|
|
menuitem "I2C;I2C Controller" "per , ""Display/Imaging/Camera,MIPI-CSI2,Parallel Camera,I2C (I2C Controller)"""
|
|
menuitem "PWM;Pulse Width Modulation" "per , ""Display/Imaging/Camera,MIPI-CSI2,Parallel Camera,PWM (Pulse Width Modulation)"""
|
|
menuitem "GPIO;General Purpose Input/Output" "per , ""Display/Imaging/Camera,MIPI-CSI2,Parallel Camera,GPIO (General Purpose Input/Output)"""
|
|
menuitem "CSR;MIPI CSI Control and Status Registers" "per , ""Display/Imaging/Camera,MIPI-CSI2,Parallel Camera,CSR (MIPI CSI Control and Status Registers)"""
|
|
popup "Local Interrupt Steer"
|
|
(
|
|
menuitem "Channel 0" "per , ""Display/Imaging/Camera,MIPI-CSI2,Parallel Camera,Local Interrupt Steer,Channel 0"""
|
|
)
|
|
)
|
|
popup "Imaging"
|
|
(
|
|
menuitem "MIPI-CSI-2;MIPI-CSI-2 Control" "per , ""Display/Imaging/Camera,MIPI-CSI2,Imaging,MIPI-CSI-2 (MIPI-CSI-2 Control)"""
|
|
menuitem "I2C;I2C Controller" "per , ""Display/Imaging/Camera,MIPI-CSI2,Imaging,I2C (I2C Controller)"""
|
|
menuitem "PWM;Pulse Width Modulation" "per , ""Display/Imaging/Camera,MIPI-CSI2,Imaging,PWM (Pulse Width Modulation)"""
|
|
menuitem "GPIO;General Purpose Input/Output" "per , ""Display/Imaging/Camera,MIPI-CSI2,Imaging,GPIO (General Purpose Input/Output)"""
|
|
menuitem "CSR;MIPI CSI Control and Status Registers" "per , ""Display/Imaging/Camera,MIPI-CSI2,Imaging,CSR (MIPI CSI Control and Status Registers)"""
|
|
popup "Local Interrupt Steer"
|
|
(
|
|
menuitem "Channel 0" "per , ""Display/Imaging/Camera,MIPI-CSI2,Imaging,Local Interrupt Steer,Channel 0"""
|
|
)
|
|
)
|
|
)
|
|
popup "MIPI DSI/LVDS 0"
|
|
(
|
|
popup "MIPI_LVDS;MIPI-DSI/LVDS Controller"
|
|
(
|
|
menuitem "MIPI_LVDS_DSI_HOST" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,MIPI_LVDS (MIPI-DSI/LVDS Controller),MIPI_LVDS_DSI_HOST"""
|
|
menuitem "MIPI_LVDS_DSI_HOST_DPI_INTFC" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,MIPI_LVDS (MIPI-DSI/LVDS Controller),MIPI_LVDS_DSI_HOST_DPI_INTFC"""
|
|
menuitem "MIPI_LVDS_DSI_HOST_APB" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,MIPI_LVDS (MIPI-DSI/LVDS Controller),MIPI_LVDS_DSI_HOST_APB"""
|
|
menuitem "MIPI_LVDS_DSI_HOST_NXP_FDSOI28_DPHY_INTFC" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,MIPI_LVDS (MIPI-DSI/LVDS Controller),MIPI_LVDS_DSI_HOST_NXP_FDSOI28_DPHY_INTFC"""
|
|
)
|
|
menuitem "I2C0;I2C Controller" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,I2C0 (I2C Controller)"""
|
|
menuitem "PWM;Pulse Width Modulation" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,PWM (Pulse Width Modulation)"""
|
|
menuitem "GPIO;General Purpose Input/Output" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,GPIO (General Purpose Input/Output)"""
|
|
menuitem "CSR;MIPI-DSI/LVDS Control and Status Registers" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,CSR (MIPI-DSI/LVDS Control and Status Registers)"""
|
|
popup "Local Interrupt Steer"
|
|
(
|
|
menuitem "Channel 0" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,Local Interrupt Steer,Channel 0"""
|
|
)
|
|
)
|
|
popup "MIPI DSI/LVDS 1"
|
|
(
|
|
popup "MIPI_LVDS;MIPI-DSI/LVDS Controller"
|
|
(
|
|
menuitem "MIPI_LVDS_DSI_HOST" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,MIPI_LVDS (MIPI-DSI/LVDS Controller),MIPI_LVDS_DSI_HOST"""
|
|
menuitem "MIPI_LVDS_DSI_HOST_DPI_INTFC" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,MIPI_LVDS (MIPI-DSI/LVDS Controller),MIPI_LVDS_DSI_HOST_DPI_INTFC"""
|
|
menuitem "MIPI_LVDS_DSI_HOST_APB" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,MIPI_LVDS (MIPI-DSI/LVDS Controller),MIPI_LVDS_DSI_HOST_APB"""
|
|
menuitem "MIPI_LVDS_DSI_HOST_NXP_FDSOI28_DPHY_INTFC" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,MIPI_LVDS (MIPI-DSI/LVDS Controller),MIPI_LVDS_DSI_HOST_NXP_FDSOI28_DPHY_INTFC"""
|
|
)
|
|
menuitem "I2C0;I2C Controller" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,I2C0 (I2C Controller)"""
|
|
menuitem "PWM;Pulse Width Modulation" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,PWM (Pulse Width Modulation)"""
|
|
menuitem "GPIO;General Purpose Input/Output" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,GPIO (General Purpose Input/Output)"""
|
|
menuitem "CSR;MIPI-DSI/LVDS Control and Status Registers" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,CSR (MIPI-DSI/LVDS Control and Status Registers)"""
|
|
popup "Local Interrupt Steer"
|
|
(
|
|
menuitem "Channel 0" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,Local Interrupt Steer,Channel 0"""
|
|
)
|
|
)
|
|
popup "Imaging"
|
|
(
|
|
; menuitem "ISI;Image Sensing Interface" "per , ""Display/Imaging/Camera,Imaging,ISI (Image Sensing Interface)"""
|
|
menuitem "JPEGENC;JPEG Encoder" "per , ""Display/Imaging/Camera,Imaging,JPEGENC (JPEG Encoder)"""
|
|
menuitem "JPEGDEC;JPEG Decoder" "per , ""Display/Imaging/Camera,Imaging,JPEGDEC (JPEG Decoder)"""
|
|
; menuitem "JPEGENCWRP;JPEG Encoder Wrapper" "per , ""Display/Imaging/Camera,Imaging,JPEGENCWRP (JPEG Encoder Wrapper)"""
|
|
; menuitem "JPEGDECWRP;JPEG Decoder Wrapper" "per , ""Display/Imaging/Camera,Imaging,JPEGDECWRP (JPEG Decoder Wrapper)"""
|
|
)
|
|
; menuitem "Parallel Capture" "per , ""Display/Imaging/Camera,Parallel Capture"""
|
|
popup "Display Controller 0"
|
|
(
|
|
popup "DPU;Display Processing Unit"
|
|
(
|
|
; menuitem "Common Control" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),Common Control"""
|
|
; menuitem "Command Sequencer" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),Command Sequencer"""
|
|
; menuitem "Pixel Engine Top-Level" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),Pixel Engine Top-Level"""
|
|
; menuitem "FETCHDECODE9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHDECODE9"""
|
|
; menuitem "FETCHDECODE0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHDECODE0"""
|
|
; menuitem "FETCHDECODE1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHDECODE1"""
|
|
; menuitem "FETCHWARP9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHWARP9"""
|
|
; menuitem "FETCHECO9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHECO9"""
|
|
; menuitem "ROP9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),ROP9"""
|
|
; menuitem "CLUT9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),CLUT9"""
|
|
; menuitem "MATRIX9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),MATRIX9"""
|
|
; menuitem "HSCALER9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),HSCALER9"""
|
|
; menuitem "VSCALER9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),VSCALER9"""
|
|
; menuitem "FILTER9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FILTER9"""
|
|
; menuitem "BLITBLEND9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),BLITBLEND9"""
|
|
; menuitem "STORE9" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),STORE9"""
|
|
; menuitem "CONSTFRAME0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),CONSTFRAME0"""
|
|
; menuitem "EXTDST0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),EXTDST0"""
|
|
; menuitem "CONSTFRAME4" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),CONSTFRAME4"""
|
|
; menuitem "EXTDST4" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),EXTDST4"""
|
|
; menuitem "CONSTFRAME1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),CONSTFRAME1"""
|
|
; menuitem "EXTDST1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),EXTDST1"""
|
|
; menuitem "CONSTFRAME5" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),CONSTFRAME5"""
|
|
; menuitem "EXTDST5" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),EXTDST5"""
|
|
; menuitem "FETCHWARP2" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHWARP2"""
|
|
; menuitem "FETCHECO2" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHECO2"""
|
|
; menuitem "FETCHECO0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHECO0"""
|
|
; menuitem "FETCHECO1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHECO1"""
|
|
; menuitem "FETCHLAYER0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FETCHLAYER0"""
|
|
; menuitem "MATRIX4" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),MATRIX4"""
|
|
; menuitem "HSCALER4" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),HSCALER4"""
|
|
; menuitem "VSCALER4" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),VSCALER4"""
|
|
; menuitem "MATRIX5" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),MATRIX5"""
|
|
; menuitem "HSCALER5" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),HSCALER5"""
|
|
; menuitem "VSCALER5" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),VSCALER5"""
|
|
; menuitem "LAYERBLEND0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),LAYERBLEND0"""
|
|
; menuitem "LAYERBLEND1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),LAYERBLEND1"""
|
|
; menuitem "LAYERBLEND2" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),LAYERBLEND2"""
|
|
; menuitem "LAYERBLEND3" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),LAYERBLEND3"""
|
|
; menuitem "DISENGCFG" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),DISENGCFG"""
|
|
; menuitem "FRAMEGEN0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FRAMEGEN0"""
|
|
; menuitem "MATRIX0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),MATRIX0"""
|
|
; menuitem "GAMMACOR0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),GAMMACOR0"""
|
|
; menuitem "DITHER0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),DITHER0"""
|
|
; menuitem "TCON0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),TCON0"""
|
|
; menuitem "SIG0" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),SIG0"""
|
|
; menuitem "FRAMEGEN1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),FRAMEGEN1"""
|
|
; menuitem "MATRIX1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),MATRIX1"""
|
|
; menuitem "GAMMACOR1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),GAMMACOR1"""
|
|
; menuitem "DITHER1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),DITHER1"""
|
|
; menuitem "TCON1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),TCON1"""
|
|
; menuitem "SIG1" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),SIG1"""
|
|
menuitem "DPUXPC;AXI Performance Counter" "per , ""Display/Imaging/Camera,Display Controller 0,DPU (Display Processing Unit),DPUXPC (AXI Performance Counter)"""
|
|
)
|
|
popup "Local Interrupt Steer"
|
|
(
|
|
menuitem "Channel 0" "per , ""Display/Imaging/Camera,Display Controller 0,Local Interrupt Steer,Channel 0"""
|
|
)
|
|
menuitem "PC;Pixel Combiner" "per , ""Display/Imaging/Camera,Display Controller 0,PC (Pixel Combiner)"""
|
|
menuitem "LTS;Linear Tile Store" "per , ""Display/Imaging/Camera,Display Controller 0,LTS (Linear Tile Store)"""
|
|
popup "DPR0;Display Prefetch Resolve 0"
|
|
(
|
|
menuitem "Channel 0" "per , ""Display/Imaging/Camera,Display Controller 0,DPR0 (Display Prefetch Resolve 0),Channel 0"""
|
|
menuitem "Channel 1" "per , ""Display/Imaging/Camera,Display Controller 0,DPR0 (Display Prefetch Resolve 0),Channel 1"""
|
|
menuitem "Channel 2" "per , ""Display/Imaging/Camera,Display Controller 0,DPR0 (Display Prefetch Resolve 0),Channel 2"""
|
|
)
|
|
popup "DPR1;Display Prefetch Resolve 1"
|
|
(
|
|
menuitem "Channel 0" "per , ""Display/Imaging/Camera,Display Controller 0,DPR1 (Display Prefetch Resolve 1),Channel 0"""
|
|
menuitem "Channel 1" "per , ""Display/Imaging/Camera,Display Controller 0,DPR1 (Display Prefetch Resolve 1),Channel 1"""
|
|
menuitem "Channel 2" "per , ""Display/Imaging/Camera,Display Controller 0,DPR1 (Display Prefetch Resolve 1),Channel 2"""
|
|
)
|
|
menuitem "PRG0;Prefetch Resolve Gasket 0" "per , ""Display/Imaging/Camera,Display Controller 0,PRG0 (Prefetch Resolve Gasket 0)"""
|
|
menuitem "PRG1;Prefetch Resolve Gasket 1" "per , ""Display/Imaging/Camera,Display Controller 0,PRG1 (Prefetch Resolve Gasket 1)"""
|
|
menuitem "PRG2;Prefetch Resolve Gasket 2" "per , ""Display/Imaging/Camera,Display Controller 0,PRG2 (Prefetch Resolve Gasket 2)"""
|
|
menuitem "PRG3;Prefetch Resolve Gasket 3" "per , ""Display/Imaging/Camera,Display Controller 0,PRG3 (Prefetch Resolve Gasket 3)"""
|
|
menuitem "PRG4;Prefetch Resolve Gasket 4" "per , ""Display/Imaging/Camera,Display Controller 0,PRG4 (Prefetch Resolve Gasket 4)"""
|
|
menuitem "PRG5;Prefetch Resolve Gasket 5" "per , ""Display/Imaging/Camera,Display Controller 0,PRG5 (Prefetch Resolve Gasket 5)"""
|
|
menuitem "PRG6;Prefetch Resolve Gasket 6" "per , ""Display/Imaging/Camera,Display Controller 0,PRG6 (Prefetch Resolve Gasket 6)"""
|
|
menuitem "PRG7;Prefetch Resolve Gasket 7" "per , ""Display/Imaging/Camera,Display Controller 0,PRG7 (Prefetch Resolve Gasket 7)"""
|
|
menuitem "PRG8;Prefetch Resolve Gasket 8" "per , ""Display/Imaging/Camera,Display Controller 0,PRG8 (Prefetch Resolve Gasket 8)"""
|
|
)
|
|
popup "MIPI DSI/LVDS 0"
|
|
(
|
|
menuitem "LPI2C;Low Power Inter-Integrated Circuit" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,LPI2C (Low Power Inter-Integrated Circuit)"""
|
|
menuitem "PWM;Pulse Width Modulation" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,PWM (Pulse Width Modulation)"""
|
|
menuitem "GPIO;General Purpose Input/Output" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 0,GPIO (General Purpose Input/Output)"""
|
|
)
|
|
popup "MIPI DSI/LVDS 1"
|
|
(
|
|
menuitem "LPI2C;Low Power Inter-Integrated Circuit" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,LPI2C (Low Power Inter-Integrated Circuit)"""
|
|
menuitem "PWM;Pulse Width Modulation" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,PWM (Pulse Width Modulation)"""
|
|
menuitem "GPIO;General Purpose Input/Output" "per , ""Display/Imaging/Camera,MIPI DSI/LVDS 1,GPIO (General Purpose Input/Output)"""
|
|
)
|
|
)
|
|
popup "Audio"
|
|
(
|
|
menuitem "ACM;Audio Clock Mux" "per , ""Audio,ACM (Audio Clock Mux)"""
|
|
menuitem "ADC;Analog-to-Digital Converter" "per , ""Audio,ADC (Analog-to-Digital Converter)"""
|
|
popup "ASRC;Asynchronous Sample Rate Converter"
|
|
(
|
|
menuitem "ASRC0" "per , ""Audio,ASRC (Asynchronous Sample Rate Converter),ASRC0"""
|
|
menuitem "ASRC1" "per , ""Audio,ASRC (Asynchronous Sample Rate Converter),ASRC1"""
|
|
)
|
|
menuitem "AUDMIX;Audio Mixer" "per , ""Audio,AUDMIX (Audio Mixer)"""
|
|
popup "eDMA;Enhanced Direct Memory Access"
|
|
(
|
|
popup "eDMA0"
|
|
(
|
|
menuitem "MP;Management Page" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,MP (Management Page)"""
|
|
popup "TCD;Transfer Control Descriptor"
|
|
(
|
|
menuitem "Channel 0" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 0"""
|
|
menuitem "Channel 1" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 1"""
|
|
menuitem "Channel 2" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 2"""
|
|
menuitem "Channel 3" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 3"""
|
|
menuitem "Channel 4" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 4"""
|
|
menuitem "Channel 5" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 5"""
|
|
menuitem "Channel 6" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 6"""
|
|
menuitem "Channel 7" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 7"""
|
|
menuitem "Channel 8" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 8"""
|
|
menuitem "Channel 9" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 9"""
|
|
menuitem "Channel 10" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 10"""
|
|
menuitem "Channel 11" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 11"""
|
|
menuitem "Channel 12" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 12"""
|
|
menuitem "Channel 13" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 13"""
|
|
menuitem "Channel 14" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 14"""
|
|
menuitem "Channel 15" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 15"""
|
|
menuitem "Channel 16" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 16"""
|
|
menuitem "Channel 17" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 17"""
|
|
menuitem "Channel 18" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 18"""
|
|
menuitem "Channel 19" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 19"""
|
|
menuitem "Channel 20" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 20"""
|
|
menuitem "Channel 21" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 21"""
|
|
menuitem "Channel 22" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 22"""
|
|
menuitem "Channel 23" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 23"""
|
|
menuitem "Channel 24" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 24"""
|
|
menuitem "Channel 25" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 25"""
|
|
menuitem "Channel 26" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 26"""
|
|
menuitem "Channel 27" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 27"""
|
|
menuitem "Channel 28" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 28"""
|
|
menuitem "Channel 29" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 29"""
|
|
menuitem "Channel 30" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 30"""
|
|
menuitem "Channel 31" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 31"""
|
|
)
|
|
)
|
|
popup "eDMA1"
|
|
(
|
|
menuitem "MP;Management Page" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA1,MP (Management Page)"""
|
|
popup "TCD;Transfer Control Descriptor"
|
|
(
|
|
menuitem "Channel 0" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 0"""
|
|
menuitem "Channel 1" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 1"""
|
|
menuitem "Channel 2" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 2"""
|
|
menuitem "Channel 3" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 3"""
|
|
menuitem "Channel 4" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 4"""
|
|
menuitem "Channel 5" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 5"""
|
|
menuitem "Channel 6" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 6"""
|
|
menuitem "Channel 7" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 7"""
|
|
menuitem "Channel 8" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 8"""
|
|
menuitem "Channel 9" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 9"""
|
|
menuitem "Channel 10" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 10"""
|
|
menuitem "Channel 11" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 11"""
|
|
menuitem "Channel 12" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 12"""
|
|
menuitem "Channel 13" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 13"""
|
|
menuitem "Channel 14" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 14"""
|
|
menuitem "Channel 15" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 15"""
|
|
)
|
|
)
|
|
popup "eDMA2"
|
|
(
|
|
menuitem "MP;Management Page" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA2,MP (Management Page)"""
|
|
popup "TCD;Transfer Control Descriptor"
|
|
(
|
|
menuitem "Channel 0" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 0"""
|
|
menuitem "Channel 1" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 1"""
|
|
menuitem "Channel 2" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 2"""
|
|
menuitem "Channel 3" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 3"""
|
|
menuitem "Channel 4" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 4"""
|
|
menuitem "Channel 5" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 5"""
|
|
menuitem "Channel 6" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 6"""
|
|
menuitem "Channel 7" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 7"""
|
|
menuitem "Channel 8" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 8"""
|
|
menuitem "Channel 9" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 9"""
|
|
menuitem "Channel 10" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 10"""
|
|
menuitem "Channel 11" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 11"""
|
|
menuitem "Channel 12" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 12"""
|
|
menuitem "Channel 13" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 13"""
|
|
menuitem "Channel 14" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 14"""
|
|
menuitem "Channel 15" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 15"""
|
|
menuitem "Channel 16" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 16"""
|
|
menuitem "Channel 17" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 17"""
|
|
menuitem "Channel 18" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 18"""
|
|
menuitem "Channel 19" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 19"""
|
|
menuitem "Channel 20" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 20"""
|
|
menuitem "Channel 21" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 21"""
|
|
menuitem "Channel 22" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 22"""
|
|
menuitem "Channel 23" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 23"""
|
|
menuitem "Channel 24" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 24"""
|
|
menuitem "Channel 25" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 25"""
|
|
menuitem "Channel 26" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 26"""
|
|
menuitem "Channel 27" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 27"""
|
|
menuitem "Channel 28" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 28"""
|
|
menuitem "Channel 29" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 29"""
|
|
menuitem "Channel 30" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 30"""
|
|
menuitem "Channel 31" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 31"""
|
|
)
|
|
)
|
|
popup "eDMA3"
|
|
(
|
|
menuitem "MP;Management Page" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA3,MP (Management Page)"""
|
|
popup "TCD;Transfer Control Descriptor"
|
|
(
|
|
menuitem "Channel 0" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 0"""
|
|
menuitem "Channel 1" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 1"""
|
|
menuitem "Channel 2" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 2"""
|
|
menuitem "Channel 3" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 3"""
|
|
menuitem "Channel 4" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 4"""
|
|
menuitem "Channel 5" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 5"""
|
|
menuitem "Channel 6" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 6"""
|
|
menuitem "Channel 7" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 7"""
|
|
menuitem "Channel 8" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 8"""
|
|
menuitem "Channel 9" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 9"""
|
|
menuitem "Channel 10" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 10"""
|
|
menuitem "Channel 11" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 11"""
|
|
menuitem "Channel 12" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 12"""
|
|
menuitem "Channel 13" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 13"""
|
|
menuitem "Channel 14" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 14"""
|
|
menuitem "Channel 15" "per , ""Audio,eDMA (Enhanced Direct Memory Access),eDMA0,TCD (Transfer Control Descriptor),Channel 15"""
|
|
)
|
|
)
|
|
)
|
|
menuitem "ESAI;Enhanced Serial Audio Interface" "per , ""Audio,ESAI (Enhanced Serial Audio Interface)"""
|
|
popup "FLEXCAN;Flexible Controller Area Network"
|
|
(
|
|
menuitem "CAN0" "per , ""Audio,FLEXCAN (Flexible Controller Area Network),CAN0"""
|
|
menuitem "CAN1" "per , ""Audio,FLEXCAN (Flexible Controller Area Network),CAN1"""
|
|
menuitem "CAN2" "per , ""Audio,FLEXCAN (Flexible Controller Area Network),CAN2"""
|
|
)
|
|
popup "FTM;FlexTimer"
|
|
(
|
|
menuitem "FTM0" "per , ""Audio,FTM (FlexTimer),FTM0"""
|
|
menuitem "FTM1" "per , ""Audio,FTM (FlexTimer),FTM1"""
|
|
)
|
|
menuitem "LCDIF;Enhanced LCD Interface" "per , ""Audio,LCDIF (Enhanced LCD Interface)"""
|
|
popup "LPI2C;Low Power Inter-Integrated Circuit"
|
|
(
|
|
menuitem "LPI2C0" "per , ""Audio,LPI2C (Low Power Inter-Integrated Circuit),LPI2C0"""
|
|
menuitem "LPI2C1" "per , ""Audio,LPI2C (Low Power Inter-Integrated Circuit),LPI2C1"""
|
|
menuitem "LPI2C2" "per , ""Audio,LPI2C (Low Power Inter-Integrated Circuit),LPI2C2"""
|
|
menuitem "LPI2C3" "per , ""Audio,LPI2C (Low Power Inter-Integrated Circuit),LPI2C3"""
|
|
)
|
|
popup "LPSPI;Low Power Serial Peripheral Interface"
|
|
(
|
|
menuitem "LPSPI0" "per , ""Audio,LPSPI (Low Power Serial Peripheral Interface),LPSPI0"""
|
|
menuitem "LPSPI1" "per , ""Audio,LPSPI (Low Power Serial Peripheral Interface),LPSPI1"""
|
|
menuitem "LPSPI2" "per , ""Audio,LPSPI (Low Power Serial Peripheral Interface),LPSPI2"""
|
|
menuitem "LPSPI3" "per , ""Audio,LPSPI (Low Power Serial Peripheral Interface),LPSPI3"""
|
|
)
|
|
popup "LPUART;Low Power Universal Asynchronous Receiver/Transmitter"
|
|
(
|
|
menuitem "LPUART0" "per , ""Audio,LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART0"""
|
|
menuitem "LPUART1" "per , ""Audio,LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART1"""
|
|
menuitem "LPUART2" "per , ""Audio,LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART2"""
|
|
menuitem "LPUART3" "per , ""Audio,LPUART (Low Power Universal Asynchronous Receiver/Transmitter),LPUART3"""
|
|
)
|
|
menuitem "MQS;Medium Quality Sound" "per , ""Audio,MQS (Medium Quality Sound)"""
|
|
popup "SAI;Synchronous Audio Interface"
|
|
(
|
|
menuitem "SAI0" "per , ""Audio,SAI (Synchronous Audio Interface),SAI0"""
|
|
menuitem "SAI1" "per , ""Audio,SAI (Synchronous Audio Interface),SAI1"""
|
|
menuitem "SAI2" "per , ""Audio,SAI (Synchronous Audio Interface),SAI2"""
|
|
menuitem "SAI3" "per , ""Audio,SAI (Synchronous Audio Interface),SAI3"""
|
|
menuitem "SAI4" "per , ""Audio,SAI (Synchronous Audio Interface),SAI4"""
|
|
menuitem "SAI5" "per , ""Audio,SAI (Synchronous Audio Interface),SAI5"""
|
|
)
|
|
menuitem "SPDIF;Sony/Philips Digital interface" "per , ""Audio,SPDIF (Sony/Philips Digital interface)"""
|
|
popup "GPT;General Purpose Timer"
|
|
(
|
|
menuitem "GPT0" "per , ""Audio,GPT (General Purpose Timer),GPT0"""
|
|
menuitem "GPT1" "per , ""Audio,GPT (General Purpose Timer),GPT1"""
|
|
menuitem "GPT2" "per , ""Audio,GPT (General Purpose Timer),GPT2"""
|
|
menuitem "GPT3" "per , ""Audio,GPT (General Purpose Timer),GPT3"""
|
|
menuitem "GPT4" "per , ""Audio,GPT (General Purpose Timer),GPT4"""
|
|
menuitem "GPT5" "per , ""Audio,GPT (General Purpose Timer),GPT5"""
|
|
)
|
|
menuitem "PWM;Pulse Width Modulation" "per , ""Audio,PWM (Pulse Width Modulation)"""
|
|
)
|
|
popup "GPU/VPU Subsystems"
|
|
(
|
|
popup "CSR;VPU Control And Status Registers"
|
|
(
|
|
menuitem "CSR0" "per , ""GPU/VPU Subsystems,CSR (VPU Control And Status Registers),CSR0"""
|
|
menuitem "CSR1" "per , ""GPU/VPU Subsystems,CSR (VPU Control And Status Registers),CSR1"""
|
|
)
|
|
)
|
|
popup "LSIO"
|
|
(
|
|
popup "FLEXSPI;Flexible SPI"
|
|
(
|
|
menuitem "FLEXSPI0" "per , ""LSIO,FLEXSPI (Flexible SPI),FLEXSPI0"""
|
|
menuitem "FLEXSPI1" "per , ""LSIO,FLEXSPI (Flexible SPI),FLEXSPI1"""
|
|
)
|
|
popup "GPT;General Purpose Timer"
|
|
(
|
|
menuitem "GPT0" "per , ""LSIO,GPT (General Purpose Timer),GPT0"""
|
|
menuitem "GPT1" "per , ""LSIO,GPT (General Purpose Timer),GPT1"""
|
|
menuitem "GPT2" "per , ""LSIO,GPT (General Purpose Timer),GPT2"""
|
|
menuitem "GPT3" "per , ""LSIO,GPT (General Purpose Timer),GPT3"""
|
|
menuitem "GPT4" "per , ""LSIO,GPT (General Purpose Timer),GPT4"""
|
|
)
|
|
popup "GPIO;General Purpose Input/Output"
|
|
(
|
|
menuitem "GPIO0" "per , ""LSIO,GPIO (General Purpose Input/Output),GPIO0"""
|
|
menuitem "GPIO1" "per , ""LSIO,GPIO (General Purpose Input/Output),GPIO1"""
|
|
menuitem "GPIO2" "per , ""LSIO,GPIO (General Purpose Input/Output),GPIO2"""
|
|
menuitem "GPIO3" "per , ""LSIO,GPIO (General Purpose Input/Output),GPIO3"""
|
|
menuitem "GPIO4" "per , ""LSIO,GPIO (General Purpose Input/Output),GPIO4"""
|
|
menuitem "GPIO5" "per , ""LSIO,GPIO (General Purpose Input/Output),GPIO5"""
|
|
menuitem "GPIO6" "per , ""LSIO,GPIO (General Purpose Input/Output),GPIO6"""
|
|
menuitem "GPIO7" "per , ""LSIO,GPIO (General Purpose Input/Output),GPIO7"""
|
|
)
|
|
menuitem "KPP;Keypad Port" "per , ""LSIO,KPP (Keypad Port)"""
|
|
popup "PWM;Pulse Width Modulation"
|
|
(
|
|
menuitem "PWM0" "per , ""LSIO,PWM (Pulse Width Modulation),PWM0"""
|
|
menuitem "PWM1" "per , ""LSIO,PWM (Pulse Width Modulation),PWM1"""
|
|
menuitem "PWM2" "per , ""LSIO,PWM (Pulse Width Modulation),PWM2"""
|
|
menuitem "PWM3" "per , ""LSIO,PWM (Pulse Width Modulation),PWM3"""
|
|
menuitem "PWM4" "per , ""LSIO,PWM (Pulse Width Modulation),PWM4"""
|
|
menuitem "PWM5" "per , ""LSIO,PWM (Pulse Width Modulation),PWM5"""
|
|
menuitem "PWM6" "per , ""LSIO,PWM (Pulse Width Modulation),PWM6"""
|
|
menuitem "PWM7" "per , ""LSIO,PWM (Pulse Width Modulation),PWM7"""
|
|
)
|
|
popup "MU;Messaging Unit"
|
|
(
|
|
menuitem "MU0-A" "per , ""LSIO,MU (Messaging Unit),MU0-A"""
|
|
menuitem "MU1-A" "per , ""LSIO,MU (Messaging Unit),MU1-A"""
|
|
menuitem "MU2-A" "per , ""LSIO,MU (Messaging Unit),MU2-A"""
|
|
menuitem "MU3-A" "per , ""LSIO,MU (Messaging Unit),MU3-A"""
|
|
menuitem "MU4-A" "per , ""LSIO,MU (Messaging Unit),MU4-A"""
|
|
menuitem "MU5-A" "per , ""LSIO,MU (Messaging Unit),MU5-A"""
|
|
menuitem "MU6-A" "per , ""LSIO,MU (Messaging Unit),MU6-A"""
|
|
menuitem "MU7-A" "per , ""LSIO,MU (Messaging Unit),MU7-A"""
|
|
menuitem "MU8-A" "per , ""LSIO,MU (Messaging Unit),MU8-A"""
|
|
menuitem "MU9-A" "per , ""LSIO,MU (Messaging Unit),MU9-A"""
|
|
menuitem "MU10-A" "per , ""LSIO,MU (Messaging Unit),MU10-A"""
|
|
menuitem "MU11-A" "per , ""LSIO,MU (Messaging Unit),MU11-A"""
|
|
menuitem "MU12-A" "per , ""LSIO,MU (Messaging Unit),MU12-A"""
|
|
menuitem "MU13-A" "per , ""LSIO,MU (Messaging Unit),MU13-A"""
|
|
menuitem "MU5-B" "per , ""LSIO,MU (Messaging Unit),MU5-B"""
|
|
menuitem "MU6-B" "per , ""LSIO,MU (Messaging Unit),MU6-B"""
|
|
menuitem "MU7-B" "per , ""LSIO,MU (Messaging Unit),MU7-B"""
|
|
menuitem "MU8-B" "per , ""LSIO,MU (Messaging Unit),MU8-B"""
|
|
menuitem "MU9-B" "per , ""LSIO,MU (Messaging Unit),MU9-B"""
|
|
menuitem "MU10-B" "per , ""LSIO,MU (Messaging Unit),MU10-B"""
|
|
menuitem "MU11-B" "per , ""LSIO,MU (Messaging Unit),MU11-B"""
|
|
menuitem "MU12-B" "per , ""LSIO,MU (Messaging Unit),MU12-B"""
|
|
menuitem "MU13-B" "per , ""LSIO,MU (Messaging Unit),MU13-B"""
|
|
)
|
|
)
|
|
popup "HSIO"
|
|
(
|
|
menuitem "PCIe;PCI Express" "per , ""HSIO,PCIe (PCI Express)"""
|
|
menuitem "PCIe_PHY;PCI Express PHY" "per , ""HSIO,PCIe_PHY (PCI Express PHY)"""
|
|
menuitem "GPIO;General Purpose Input/Output" "per , ""HSIO,GPIO (General Purpose Input/Output)"""
|
|
popup "CSR;HSIO Control and Status Registers"
|
|
(
|
|
menuitem "MISC CRR" "per , ""HSIO,CSR (HSIO Control and Status Registers),MISC CRR"""
|
|
menuitem "PCIe CRR" "per , ""HSIO,CSR (HSIO Control and Status Registers),PCIe CRR"""
|
|
menuitem "PHY CRR" "per , ""HSIO,CSR (HSIO Control and Status Registers),PHY CRR"""
|
|
)
|
|
)
|
|
)
|
|
)
|