346 lines
13 KiB
Plaintext
346 lines
13 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: iMX61 Specific Menu
|
|
; @Props: Released
|
|
; @Author: KNO, STR, MAJ, KKW
|
|
; @Changelog: 2015-07-29
|
|
; @Manufacturer: NXP
|
|
; @Chip: Cortex-A9;Cortex-M4
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menimx6slx.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
if ((corename()=="CORTEXA9")||(corename()=="CORTEXA9MPCORE"))
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-A9MPCore)"
|
|
(
|
|
menuitem "[:chip]ID Registers" "per , ""Core Registers (Cortex-A9MPCore),ID Registers"""
|
|
menuitem "[:chip]System Control and Configuration" "per , ""Core Registers (Cortex-A9MPCore),System Control and Configuration"""
|
|
menuitem "[:chip]Memory Management Unit" "per , ""Core Registers (Cortex-A9MPCore),Memory Management Unit"""
|
|
menuitem "[:chip]Cache Control and Configuration" "per , ""Core Registers (Cortex-A9MPCore),Cache Control and Configuration"""
|
|
menuitem "[:chip]System Performance Monitor" "per , ""Core Registers (Cortex-A9MPCore),System Performance Monitor"""
|
|
menuitem "[:chip]Preload Engine" "per , ""Core Registers (Cortex-A9MPCore),Preload Engine"""
|
|
menuitem "[:chip]NEON" "per , ""Core Registers (Cortex-A9MPCore),NEON"""
|
|
separator
|
|
menuitem "[:chip]Debug Registers" "per , ""Core Registers (Cortex-A9MPCore),Debug Registers"""
|
|
menuitem "[:chip]Breakpoint Registers" "per , ""Core Registers (Cortex-A9MPCore),Breakpoint Registers"""
|
|
menuitem "[:chip]Watchpoint Control Registers" "per , ""Core Registers (Cortex-A9MPCore),Watchpoint Control Registers"""
|
|
separator
|
|
menuitem "[:chip]Snoop Control Unit (SCU)" "per , ""Core Registers (Cortex-A9MPCore),Snoop Control Unit (SCU)"""
|
|
menuitem "[:chip]Timer and Watchdog Blocks" "per , ""Core Registers (Cortex-A9MPCore),Timer and Watchdog Blocks"""
|
|
menuitem "[:chip]Interrupt Controller (PL-390)" "per , ""Core Registers (Cortex-A9MPCore),Interrupt Controller (PL-390)"""
|
|
)
|
|
)
|
|
else
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4F),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4F),Nested Vectored Interrupt Controller"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M4F),Floating-point Unit"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
)
|
|
separator
|
|
menuitem "ADC" "per , ""ADC (Analog-to-Digital Converter)"""
|
|
menuitem "AIPSTZ (AHB to IP Bridge)" "per , ""AIPSTZ (AHB to IP Bridge)"""
|
|
menuitem "ASRC (Asynchronous Sample Rate Converter)" "per , ""ASRC (Asynchronous Sample Rate Converter)"""
|
|
menuitem "AUDMUX (Digital Audio Multiplexer)" "per , ""AUDMUX (Digital Audio Multiplexer)"""
|
|
if (cpu()=="IMX6SOLOX-CA9")
|
|
(
|
|
menuitem "BCHPH (62-BIT Correcting ECC Accelerator)" "per , ""BCHPH (62-BIT Correcting ECC Accelerator)"""
|
|
)
|
|
menuitem "CCM (Clock Controller Module)" "per , ""CCM (Clock Controller Module)"""
|
|
menuitem "CSI (CMOS Sensor Interface)" "per , ""CSI (CMOS Sensor Interface)"""
|
|
menuitem "DCIC (Display Content Integrity Checker)" "per , ""DCIC (Display Content Integrity Checker)"""
|
|
menuitem "ECSPI (Enhanced Configurable SPI Registers)" "per , ""ECSPI (Enhanced Configurable SPI Registers)"""
|
|
menuitem "EIM (External Interface Module)" "per , ""EIM (External Interface Module)"""
|
|
menuitem "ENET (10/100/1000-Mbps Ethernet MAC)" "per , ""ENET (10/100/1000-Mbps Ethernet MAC)"""
|
|
menuitem "EPIT (Enhanced Periodic Interrupt Timer)" "per , ""EPIT (Enhanced Periodic Interrupt Timer)"""
|
|
menuitem "ESAI (Enhanced Serial Audio Interface)" "per , ""ESAI (Enhanced Serial Audio Interface)"""
|
|
menuitem "FlexCAN (Flexible Controller Area Network)" "per , ""FlexCAN (Flexible Controller Area Network)"""
|
|
menuitem "GIS (General Interrupt Service)" "per , ""GIS (General Interrupt Service)"""
|
|
menuitem "GPC (General Power Controller)" "per , ""GPC (General Power Controller)"""
|
|
menuitem "GPIO (General Purpose Input/Output)" "per , ""GPIO (General Purpose Input/Output)"""
|
|
menuitem "GPMI (General Purpose Media Interface)" "per , ""GPMI (General Purpose Media Interface)"""
|
|
menuitem "GPT (General Purpose Timer)" "per , ""GPT (General Purpose Timer)"""
|
|
menuitem "I2C (I2C Controller)" "per , ""I2C (I2C Controller)"""
|
|
menuitem "IOMUXC (IOMUX Controller)" "per , ""IOMUXC (IOMUX Controller)"""
|
|
menuitem "KPP (Keypad Port Registers)" "per , ""KPP (Keypad Port Registers)"""
|
|
menuitem "eLCDIF(Enhanced LCD Interface)" "per , ""eLCDIF(Enhanced LCD Interface)"""
|
|
menuitem "LDB (LVDS Display Bridge register)" "per , ""LDB (LVDS Display Bridge register)"""
|
|
menuitem "M_CAN (Modular CAN registers)" "per , ""M_CAN (Modular CAN registers)"""
|
|
menuitem "MLB (MediaLB register)" "per , ""MLB (MediaLB register)"""
|
|
menuitem "MMDC (Multi Mode DDR Controller Register)" "per , ""MMDC (Multi Mode DDR Controller Register)"""
|
|
menuitem "MU (Messaging Unit)" "per , ""MU (Messaging Unit)"""
|
|
menuitem "OCOTP_CTRL (On-Chip OTP Controller)" "per , ""OCOTP_CTRL (On-Chip OTP Controller)"""
|
|
menuitem "PMU (Power Management Unit)" "per , ""PMU (Power Management Unit)"""
|
|
menuitem "PWM (Pulse Width Modulation)" "per , ""PWM (Pulse Width Modulation)"""
|
|
menuitem "PXP (Pixel Pipeline)" "per , ""PXP (Pixel Pipeline)"""
|
|
menuitem "QSPI (Quad Serial Peripheral Interface)" "per , ""QSPI (Quad Serial Peripheral Interface)"""
|
|
menuitem "RDC (Resource Domain Controller)" "per , ""RDC (Resource Domain Controller)"""
|
|
menuitem "ROMC (ROM Controller with Patch)" "per , ""ROMC (ROM Controller with Patch)"""
|
|
menuitem "SDMA (Smart Direct Memory Access Controller)" "per , ""SDMA (Smart Direct Memory Access Controller)"""
|
|
menuitem "SAI (Synchronous Audio Interface)" "per , ""SAI (Synchronous Audio Interface)"""
|
|
menuitem "SEMA4 (Semaphore)" "per , ""SEMA4 (Semaphore)"""
|
|
menuitem "SVNS (Secure Non-Volatile Storage)" "per , ""SVNS (Secure Non-Volatile Storage)"""
|
|
menuitem "SPBA (Shared Peripheral Bus Arbiter)" "per , ""SPBA (Shared Peripheral Bus Arbiter)"""
|
|
menuitem "SPDIF (Sony/Philips Digital Interface)" "per , ""SRC (System Reset Controller)"""
|
|
menuitem "SRC (System Reset Controller)" "per , ""SRC (System Reset Controller)"""
|
|
menuitem "SSI (Synchronous Serial Interface)" "per , ""SSI (Synchronous Serial Interface)"""
|
|
menuitem "TEMPMON (Temperature Monitor)" "per , ""TEMPMON (Temperature Monitor)"""
|
|
menuitem "UART (Universal Asynchronous Receiver/Transmitter)" "per , ""UART (Universal Asynchronous Receiver/Transmitter)"""
|
|
menuitem "USB Controller (Universal Serial Bus Controller)" "per , ""USB Controller (Universal Serial Bus Controller)"""
|
|
menuitem "USB-PHY (Universal Serial Bus 2.0 Integrated PHY)" "per , ""USB-PHY (Universal Serial Bus 2.0 Integrated PHY)"""
|
|
menuitem "USDHC (Ultra Secured Digital Host Controller)" "per , ""USDHC (Ultra Secured Digital Host Controller)"""
|
|
menuitem "VADC (Video Analog-to-Digital Converter)" "per , ""VADC (Video Analog-to-Digital Converter)"""
|
|
menuitem "WDOG (Watchdog)" "per , ""WDOG (Watchdog)"""
|
|
menuitem "XTALOSC (Crystal Oscillator)" "per , ""XTALOSC (Crystal Oscillator)"""
|
|
)
|
|
)
|