392 lines
13 KiB
Plaintext
392 lines
13 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: GD32F4XX Specific Menu
|
|
; @Props: Released
|
|
; @Author: PIW
|
|
; @Changelog: 2022-02-09 PIW
|
|
; @Manufacturer: GigaDevice - GigaDevice Semiconductor Inc.
|
|
; @Core: Cortex-M4F
|
|
; @Chip: GD32F405RE, GD32F405RG, GD32F405RK, GD32F405VG, GD32F405VK, GD32F405ZG,
|
|
; GD32F405ZK, GD32F407IE, GD32F407IG, GD32F407IK, GD32F407RE, GD32F407RG,
|
|
; GD32F407RK, GD32F407VE, GD32F407VG, GD32F407VK, GD32F407ZE, GD32F407ZG,
|
|
; GD32F407ZK, GD32F450IG, GD32F450II, GD32F450IK, GD32F450VE, GD32F450VG,
|
|
; GD32F450VI, GD32F450VK, GD32F450ZE, GD32F450ZG, GD32F450ZI, GD32F450ZK
|
|
; @Copyright: (C) 1989-2022 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: mengd32f4xx.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4F),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4F),Nested Vectored Interrupt Controller"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M4F),Floating-point Unit"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
popup "ADC (Analog to digital converter)"
|
|
(
|
|
menuitem "ADC0" "per , ""ADC (Analog to digital converter),ADC0"""
|
|
menuitem "ADC1" "per , ""ADC (Analog to digital converter),ADC1"""
|
|
menuitem "ADC2" "per , ""ADC (Analog to digital converter),ADC2"""
|
|
)
|
|
menuitem "ADC_COMMON" "per , ""ADC_COMMON (Common ADC register)"""
|
|
popup "CAN (Controller area network)"
|
|
(
|
|
menuitem "CAN0" "per , ""CAN (Controller area network),CAN0"""
|
|
menuitem "CAN1" "per , ""CAN (Controller area network),CAN1"""
|
|
)
|
|
menuitem "CRC" "per , ""CRC (Cyclic redundancy check calculation unit)"""
|
|
menuitem "CTC" "per , ""CTC (Clock trim controller)"""
|
|
menuitem "DAC" "per , ""DAC (Digital-to-analog converter)"""
|
|
menuitem "DBG" "per , ""DBG (Debug support)"""
|
|
menuitem "DCI" "per , ""DCI (Digital Camera Interface)"""
|
|
popup "DMA (DMA controller)"
|
|
(
|
|
menuitem "DMA0" "per , ""DMA (DMA controller),DMA0"""
|
|
menuitem "DMA1" "per , ""DMA (DMA controller),DMA1"""
|
|
)
|
|
popup "ENET (Ethernet MAC)"
|
|
(
|
|
menuitem "ENET_DMA" "per , ""ENET (Ethernet MAC),ENET_DMA"""
|
|
menuitem "ENET_MAC" "per , ""ENET (Ethernet MAC),ENET_MAC"""
|
|
menuitem "ENET_MAC_FCTH" "per , ""ENET (Ethernet MAC),ENET_MAC_FCTH"""
|
|
menuitem "ENET_MSC" "per , ""ENET (Ethernet MAC),ENET_MSC"""
|
|
menuitem "ENET_PTP" "per , ""ENET (Ethernet MAC),ENET_PTP"""
|
|
)
|
|
menuitem "EXMC" "per , ""EXMC (External memory controller)"""
|
|
menuitem "EXTI" "per , ""EXTI (External interrupt/event controller)"""
|
|
menuitem "FMC" "per , ""FMC"""
|
|
menuitem "FWDGT" "per , ""FWDGT (Free watchdog timer)"""
|
|
popup "GPIO (General Purpose I/O Ports And Peripheral I/O Lines)"
|
|
(
|
|
menuitem "GPIOA" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOA"""
|
|
menuitem "GPIOB" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOB"""
|
|
menuitem "GPIOC" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOC"""
|
|
menuitem "GPIOD" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOD"""
|
|
menuitem "GPIOE" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOE"""
|
|
menuitem "GPIOF" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOF"""
|
|
menuitem "GPIOG" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOG"""
|
|
menuitem "GPIOH" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOH"""
|
|
menuitem "GPIOI" "per , ""GPIO (General Purpose I/O Ports And Peripheral I/O Lines),GPIOI"""
|
|
)
|
|
popup "I2C (Inter-Integrated Circuit)"
|
|
(
|
|
menuitem "I2C0" "per , ""I2C (Inter-Integrated Circuit),I2C0"""
|
|
menuitem "I2C1" "per , ""I2C (Inter-Integrated Circuit),I2C1"""
|
|
menuitem "I2C2" "per , ""I2C (Inter-Integrated Circuit),I2C2"""
|
|
)
|
|
menuitem "IPA" "per , ""IPA (Image processing accelerator)"""
|
|
menuitem "IREF" "per , ""IREF (Programmable current reference)"""
|
|
menuitem "NVIC" "per , ""NVIC (Nested Vectored Interrupt Controller)"""
|
|
menuitem "PMU" "per , ""PMU (Program Memory Unit)"""
|
|
menuitem "RCU" "per , ""RCU (Reset and clock unit)"""
|
|
menuitem "RTC" "per , ""RTC (Real-time Counter)"""
|
|
menuitem "SDIO" "per , ""SDIO (Secure digital input/output interface)"""
|
|
popup "SPI (Serial peripheral interface)"
|
|
(
|
|
menuitem "I2S1_ADD" "per , ""SPI (Serial peripheral interface),I2S1_ADD"""
|
|
menuitem "I2S2_ADD" "per , ""SPI (Serial peripheral interface),I2S2_ADD"""
|
|
menuitem "SPI0" "per , ""SPI (Serial peripheral interface),SPI0"""
|
|
menuitem "SPI1" "per , ""SPI (Serial peripheral interface),SPI1"""
|
|
menuitem "SPI2" "per , ""SPI (Serial peripheral interface),SPI2"""
|
|
menuitem "SPI3" "per , ""SPI (Serial peripheral interface),SPI3"""
|
|
menuitem "SPI4" "per , ""SPI (Serial peripheral interface),SPI4"""
|
|
menuitem "SPI5" "per , ""SPI (Serial peripheral interface),SPI5"""
|
|
)
|
|
menuitem "SYSCFG" "per , ""SYSCFG (System configuration controller)"""
|
|
popup "TIMER (Timer/Counter)"
|
|
(
|
|
menuitem "TIMER0" "per , ""TIMER (Timer/Counter),TIMER0"""
|
|
menuitem "TIMER1" "per , ""TIMER (Timer/Counter),TIMER1"""
|
|
menuitem "TIMER2" "per , ""TIMER (Timer/Counter),TIMER2"""
|
|
menuitem "TIMER3" "per , ""TIMER (Timer/Counter),TIMER3"""
|
|
menuitem "TIMER4" "per , ""TIMER (Timer/Counter),TIMER4"""
|
|
menuitem "TIMER5" "per , ""TIMER (Timer/Counter),TIMER5"""
|
|
menuitem "TIMER6" "per , ""TIMER (Timer/Counter),TIMER6"""
|
|
menuitem "TIMER7" "per , ""TIMER (Timer/Counter),TIMER7"""
|
|
menuitem "TIMER8" "per , ""TIMER (Timer/Counter),TIMER8"""
|
|
menuitem "TIMER9" "per , ""TIMER (Timer/Counter),TIMER9"""
|
|
menuitem "TIMER10" "per , ""TIMER (Timer/Counter),TIMER10"""
|
|
menuitem "TIMER11" "per , ""TIMER (Timer/Counter),TIMER11"""
|
|
menuitem "TIMER12" "per , ""TIMER (Timer/Counter),TIMER12"""
|
|
menuitem "TIMER13" "per , ""TIMER (Timer/Counter),TIMER13"""
|
|
)
|
|
menuitem "TLI" "per , ""TLI (TFT-LCD interface)"""
|
|
menuitem "TRNG" "per , ""TRNG (Ture random number generator)"""
|
|
popup "UART (Universal Asynchronous Receiver/Transmitter)"
|
|
(
|
|
menuitem "UART3" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART3"""
|
|
menuitem "UART4" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART4"""
|
|
menuitem "UART6" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART6"""
|
|
menuitem "UART7" "per , ""UART (Universal Asynchronous Receiver/Transmitter),UART7"""
|
|
)
|
|
popup "USART (Universal synchronous asynchronous receiver transmitter)"
|
|
(
|
|
menuitem "USART0" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART0"""
|
|
menuitem "USART1" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART1"""
|
|
menuitem "USART2" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART2"""
|
|
menuitem "USART5" "per , ""USART (Universal synchronous asynchronous receiver transmitter),USART5"""
|
|
)
|
|
popup "USB_FS (USB on the go full speed device)"
|
|
(
|
|
menuitem "FS_DEVICE" "per , ""USB_FS (USB on the go full speed device),FS_DEVICE"""
|
|
menuitem "FS_GLOBAL" "per , ""USB_FS (USB on the go full speed device),FS_GLOBAL"""
|
|
menuitem "FS_HOST" "per , ""USB_FS (USB on the go full speed device),FS_HOST"""
|
|
menuitem "FS_PWRCLK" "per , ""USB_FS (USB on the go full speed device),FS_PWRCLK"""
|
|
)
|
|
popup "USB_HS (USB on the go high speed device)"
|
|
(
|
|
menuitem "HS_DEVICE" "per , ""USB_HS (USB on the go high speed device),HS_DEVICE"""
|
|
menuitem "HS_GLOBAL" "per , ""USB_HS (USB on the go high speed device),HS_GLOBAL"""
|
|
menuitem "HS_HOST" "per , ""USB_HS (USB on the go high speed device),HS_HOST"""
|
|
menuitem "HS_PWRCLK" "per , ""USB_HS (USB on the go high speed device),HS_PWRCLK"""
|
|
)
|
|
menuitem "WWDGT" "per , ""WWDGT (Window watchdog timer)"""
|
|
)
|
|
)
|