323 lines
8.8 KiB
Plaintext
323 lines
8.8 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: EFM32Gxxx Specific Menu
|
|
; @Props: Released
|
|
; @Author: BIC, CNA, KAR, PAC, SLA
|
|
; @Changelog:
|
|
; 2010-01-07
|
|
; 2012-07-25
|
|
; @Manufacturer: ENERGYMICRO - Energy Micro AS
|
|
; @Core: Cortex-M3
|
|
; @Chip: EFM32TG842F
|
|
; @Copyright: (C) 1989-2016 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menefm32gxxx.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M3)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M3),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M3),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M3),Nested Vectored Interrupt Controller"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M3),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M3),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M3),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
menuitem "MSC" "per , ""MSC (Memory System Controller)"""
|
|
menuitem "DMA" "per , ""DMA (DMA Controller)"""
|
|
menuitem "RMU" "per , ""RMU (Reset Management Unit)"""
|
|
menuitem "EMU" "per , ""EMU (Energy Management Unit)"""
|
|
menuitem "CMU" "per , ""CMU (Clock Management Unit)"""
|
|
menuitem "WDT" "per , ""WDT (Watchdog Timer)"""
|
|
menuitem "PRS" "per , ""PRS (Peripheral Reflex System)"""
|
|
if (CPU()=="EFM32G280F"||CPU()=="EFM32G290F"||CPU()=="EFM32G880F"||CPU()=="EFM32G890F"||cpuis("EFM32GG?8?F")||cpuis("EFM32GG?9?F"))
|
|
(
|
|
menuitem "EBI" "per , ""EBI (External Bus Interface)"""
|
|
)
|
|
if (CPU()=="EFM32GG330F"||CPU()=="EFM32GG332F"||CPU()=="EFM32GG380F"||CPU()=="EFM32GG390F"||CPU()=="EFM32GG395F"||CPU()=="EFM32GG940F"||CPU()=="EFM32GG942F"||CPU()=="EFM32GG980F"||CPU()=="EFM32GG990F"||CPU()=="EFM32GG995F")
|
|
(
|
|
menuitem "USB" "per , ""USB (Universal Serial Bus Controller)"""
|
|
)
|
|
menuitem "I2C" "per , ""I2C (Inter-Integrated Circuit Interface)"""
|
|
menuitem "USART" "per , ""USART (Universal Synchronous Asynchronous Receiver/Transmitter)"""
|
|
if (CPU()=="EFM32G290F"||CPU()=="EFM32G280F"||CPU()=="EFM32G880F"||CPU()=="EFM32G890F"||cpuis("EFM32GG?80F")||CPU()=="EFM32GG?90F"||CPU()=="EFM32GG295F"||CPU()=="EFM32GG395F"||CPU()=="EFM32GG895F"||CPU()=="EFM32GG995F")
|
|
(
|
|
menuitem "UART" "per , ""UART (Universal Asynchronous Receiver/Transmitter)"""
|
|
)
|
|
menuitem "LEUART" "per , ""LEUART (Low Energy Universal Asynchronous Receiver/Transmitter)"""
|
|
menuitem "TIMER" "per , ""TIMER (Timer/Counter)"""
|
|
menuitem "RTC" "per , ""RTC (Real Time Counter)"""
|
|
if (cpuis(EFM32GG*))
|
|
(
|
|
menuitem "BURTC" "per , ""BURTC (Backup Real Time Counter)"""
|
|
)
|
|
menuitem "LETIMER" "per , ""LETIMER (Low Energy Timer)"""
|
|
menuitem "PCNT" "per , ""PCNT (Pulse Counter)"""
|
|
if (cpuis("EFM32GG*")||cpuis("EFM32TG*"))
|
|
(
|
|
menuitem "LESENSE" "per , ""LESENSE (Low Energy Sensor Interface)"""
|
|
)
|
|
menuitem "ACMP" "per , ""ACMP (Analog Comparator)"""
|
|
menuitem "VCMP" "per , ""VCMP (Voltage Comparator)"""
|
|
if (CPU()!="EFM32TG108F")
|
|
(
|
|
menuitem "ADC" "per , ""ADC (Analog to Digital Converter)"""
|
|
)
|
|
if (CPU()!="EFM32TG108F")
|
|
(
|
|
menuitem "DAC" "per , ""DAC (Digital to Analog Converter)"""
|
|
)
|
|
if (CPU()!="EFM32G200F"&&CPU()!="EFM32TG108F")
|
|
(
|
|
menuitem "AES" "per , ""AES (Advanced Encryption Standard Accelerator)"""
|
|
)
|
|
menuitem "GPIO" "per , ""GPIO (General Purpose Input/Output)"""
|
|
if (CPU()=="EFM32G840F"||CPU()=="EFM32G880F"||CPU()=="EFM32G890F"||CPU()=="EFM32G842F"||cpuis("EFM32GG8*")||cpuis("EFM32GG9*")||cpuis("EFM32TG8*"))
|
|
(
|
|
menuitem "LCD" "per , ""LCD (Liquid Crystal Display Driver)"""
|
|
)
|
|
)
|
|
)
|