373 lines
12 KiB
Plaintext
373 lines
12 KiB
Plaintext
; --------------------------------------------------------------------------------
|
|
; @Title: EFM32GG11 Specific Menu
|
|
; @Props: Released
|
|
; @Author: BCA, MRO
|
|
; @Changelog: 2018-08-08 MRO
|
|
; @Manufacturer: ENERGYMICRO - Energy Micro AS
|
|
; @Core: Cortex-M4
|
|
; @Chip: EFM32GG11B110F, EFM32GG11B120F, EFM32GG11B310F, EFM32GG11B320F,
|
|
; EFM32GG11B420F, EFM32GG11B510F, EFM32GG11B520F, EFM32GG11B810F,
|
|
; EFM32GG11B820F
|
|
; @Copyright: (C) 1989-2018 Lauterbach GmbH, licensed for use with TRACE32(R) only
|
|
; --------------------------------------------------------------------------------
|
|
; $Id: menefm32gg11.men 16339 2023-07-03 13:30:14Z pegold $
|
|
|
|
add
|
|
menu
|
|
(
|
|
IF SOFTWARE.BUILD.BASE()>=69655.
|
|
(
|
|
popup "&CPU"
|
|
(
|
|
separator
|
|
IF CPU.FEATURE(MMU)
|
|
(
|
|
popup "[:mmu]MMU"
|
|
(
|
|
menuitem "[:mmureg]MMU Control" "MMU.view"
|
|
separator
|
|
menuitem "[:mmu]MMU Table Dump" "MMU.DUMP.PageTable"
|
|
menuitem "[:mmu]MMU Table List" "MMU.List.PageTable"
|
|
separator
|
|
IF CPU.FEATURE(ITLBDUMP)
|
|
(
|
|
menuitem "[:mmu]ITLB Dump" "MMU.DUMP.ITLB"
|
|
)
|
|
IF CPU.FEATURE(DTLBDUMP)
|
|
(
|
|
menuitem "[:mmu]DTLB Dump" "MMU.DUMP.DTLB"
|
|
)
|
|
IF CPU.FEATURE(TLB0DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB0 Dump (Associative)" "MMU.DUMP.TLB0"
|
|
)
|
|
IF CPU.FEATURE(TLB1DUMP)
|
|
(
|
|
menuitem "[:mmu]TLB1 Dump (Lockable)" "MMU.DUMP.TLB1"
|
|
)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU")
|
|
(
|
|
popup "[:mmu]SMMU"
|
|
(
|
|
menuitem "[:chip]SMMU1 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU1 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU1",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU2")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU2 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU2 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU2",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU3")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU3 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU3 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU3",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU4")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU4 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU4 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU4",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU5")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU5 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU5 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU5",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("SMMU6")
|
|
(
|
|
separator
|
|
menuitem "[:chip]SMMU6 Registers"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.Register.Global &(name)
|
|
)
|
|
menuitem "[:mmureg]SMMU6 StreamMapTable"
|
|
(
|
|
PRIVATE &name
|
|
&name=SMMU.COMPonentNAME(COMPonent.Base("SMMU6",0.))
|
|
SMMU.StreamMapTable &(name)
|
|
)
|
|
)
|
|
)
|
|
)
|
|
IF CPU.FEATURE(L1ICACHE)||CPU.FEATURE(L1DCACHE)||CPU.FEATURE(L2CACHE)
|
|
(
|
|
popup "[:cache]Cache"
|
|
(
|
|
IF CPU.FEATURE(L1ICACHEDUMP)
|
|
(
|
|
menuitem "[:cache]ICACHE Dump" "CACHE.DUMP IC"
|
|
menuitem "[:cache]ICACHE List" "CACHE.List IC"
|
|
menuitem "[:cache]ICACHE List Functions" "CACHE.ListFunc.IC"
|
|
)
|
|
IF CPU.FEATURE(L1DCACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]DCACHE Dump" "CACHE.DUMP DC"
|
|
menuitem "[:cache]DCACHE List" "CACHE.List DC"
|
|
menuitem "[:cache]DCACHE List Variables" "CACHE.ListVar.DC"
|
|
)
|
|
IF CPU.FEATURE(L2CACHEDUMP)
|
|
(
|
|
separator
|
|
menuitem "[:cache]L2CACHE Dump" "CACHE.DUMP L2"
|
|
menuitem "[:cache]L2CACHE List" "CACHE.List L2"
|
|
menuitem "[:cache]L2CACHE List Variables" "CACHE.ListVar.L2"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Trace"
|
|
(
|
|
separator
|
|
IF COMPonent.AVAILable("ITM")
|
|
(
|
|
popup "ITM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]ITM settings..." "ITM.state"
|
|
separator
|
|
menuitem "[:alist]ITMTrace List" "ITMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("STM")
|
|
(
|
|
popup "STM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]STM settings..." "STM.state"
|
|
separator
|
|
menuitem "[:alist]STMTrace List" "STMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("HTM")
|
|
(
|
|
popup "HTM"
|
|
(
|
|
default
|
|
menuitem "[:oconfig]HTM settings..." "HTM.state"
|
|
separator
|
|
menuitem "[:alist]HTMTrace List" "HTMTrace.List"
|
|
)
|
|
)
|
|
IF COMPonent.AVAILable("TPIU")
|
|
(
|
|
menuitem "[:oconfig]TPIU settings..." "TPIU.state"
|
|
)
|
|
IF COMPonent.AVAILable("ETR")
|
|
(
|
|
menuitem "[:oconfig]ETR settings..."
|
|
(
|
|
PRIVATE &pdd
|
|
&pdd=OS.PDD()
|
|
DO "&pdd/etc/embedded_trace_router/etr_utility.cmm"
|
|
)
|
|
)
|
|
)
|
|
popup "&Misc"
|
|
(
|
|
popup "Tools"
|
|
(
|
|
IF CPUIS64BIT()||CPU.FEATURE("SPR")
|
|
(
|
|
menuitem "ARM System Register Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/systemregister/systemregister_converter.cmm"
|
|
)
|
|
)
|
|
IF CPU.FEATURE("C15")
|
|
(
|
|
menuitem "ARM Coprocessor Converter"
|
|
(
|
|
DO "~~/demo/arm/etc/coprocessor/coprocessor_converter.cmm"
|
|
)
|
|
)
|
|
)
|
|
)
|
|
popup "&Perf"
|
|
(
|
|
IF CPU.FEATURE(BMC)
|
|
(
|
|
before "Reset"
|
|
menuitem "[:bmc]Benchmark Counters" "BMC.state"
|
|
before "Reset"
|
|
separator
|
|
)
|
|
)
|
|
)
|
|
popup "Peripherals"
|
|
(
|
|
popup "[:chip]Core Registers (Cortex-M4F)"
|
|
(
|
|
menuitem "[:chip]System Control" "per , ""Core Registers (Cortex-M4F),System Control"""
|
|
menuitem "[:chip]MPU;Memory Protection Unit" "per , ""Core Registers (Cortex-M4F),Memory Protection Unit"""
|
|
menuitem "[:chip]NVIC;Nested Vectored Interrupt Controller" "per , ""Core Registers (Cortex-M4F),Nested Vectored Interrupt Controller"""
|
|
menuitem "[:chip]FPU;Floating-point Unit" "per , ""Core Registers (Cortex-M4F),Floating-point Unit"""
|
|
popup "[:chip]Debug"
|
|
(
|
|
menuitem "[:chip]Core Debug" "per , ""Core Registers (Cortex-M4F),Debug,Core Debug"""
|
|
menuitem "[:chip]FPB;Flash Patch and Breakpoint Unit" "per , ""Core Registers (Cortex-M4F),Debug,Flash Patch and Breakpoint Unit (FPB)"""
|
|
menuitem "[:chip]DWT;Data Watchpoint and Trace Unit" "per , ""Core Registers (Cortex-M4F),Debug,Data Watchpoint and Trace Unit (DWT)"""
|
|
)
|
|
)
|
|
separator
|
|
menuitem "MABS" "per , ""MABS (Memory and Bus System)"""
|
|
menuitem "MSC" "per , ""MSC (Memory System Controller)"""
|
|
menuitem "LDMA" "per , ""LDMA (Linked DMA Controller)"""
|
|
menuitem "RMU" "per , ""RMU (Reset Management Unit)"""
|
|
menuitem "EMU" "per , ""EMU (Energy Management Unit)"""
|
|
menuitem "CMU" "per , ""CMU (Clock Management Unit)"""
|
|
menuitem "SMU" "per , ""SMU (Security Management Unit)"""
|
|
menuitem "RTCC" "per , ""RTCC (Real Time Counter and Calendar)"""
|
|
menuitem "RTC" "per , ""RTC (Real Time Counter)"""
|
|
popup "WDOG"
|
|
(
|
|
menuitem "WDOG0" "per , ""WDOG (Watchdog Timer),WDOG0"""
|
|
menuitem "WDOG1" "per , ""WDOG (Watchdog Timer),WDOG1"""
|
|
)
|
|
menuitem "PRS" "per , ""PRS (Peripheral Reflex System)"""
|
|
if !cpuis("EFM32GG11B110*")&&!cpuis("EFM32GG11B120*")
|
|
(
|
|
menuitem "LCD" "per , ""LCD (Liquid Crystal Display Driver)"""
|
|
)
|
|
popup "PCNT"
|
|
(
|
|
menuitem "PCNT0" "per , ""PCNT (Pulse Counter),PCNT0"""
|
|
menuitem "PCNT1" "per , ""PCNT (Pulse Counter),PCNT1"""
|
|
menuitem "PCNT2" "per , ""PCNT (Pulse Counter),PCNT2"""
|
|
)
|
|
popup "I2C"
|
|
(
|
|
menuitem "I2C 0" "per , ""I2C (Inter-Integrated Circuit Interface),I2C 0"""
|
|
menuitem "I2C 1" "per , ""I2C (Inter-Integrated Circuit Interface),I2C 1"""
|
|
menuitem "I2C 2" "per , ""I2C (Inter-Integrated Circuit Interface),I2C 2"""
|
|
)
|
|
popup "USART"
|
|
(
|
|
menuitem "USART 0" "per , ""USART (Universal Synchronous Asynchronous Receiver/Transmitter),USART 0"""
|
|
menuitem "USART 1" "per , ""USART (Universal Synchronous Asynchronous Receiver/Transmitter),USART 1"""
|
|
menuitem "USART 2" "per , ""USART (Universal Synchronous Asynchronous Receiver/Transmitter),USART 2"""
|
|
menuitem "USART 3" "per , ""USART (Universal Synchronous Asynchronous Receiver/Transmitter),USART 3"""
|
|
menuitem "USART 4" "per , ""USART (Universal Synchronous Asynchronous Receiver/Transmitter),USART 4"""
|
|
menuitem "USART 5" "per , ""USART (Universal Synchronous Asynchronous Receiver/Transmitter),USART 5"""
|
|
)
|
|
popup "LEUART"
|
|
(
|
|
menuitem "LEUART 0" "per , ""LEUART (Low Energy Universal Asynchronous Receiver/Transmitter),LEUART 0"""
|
|
menuitem "LEUART 1" "per , ""LEUART (Low Energy Universal Asynchronous Receiver/Transmitter),LEUART 1"""
|
|
)
|
|
popup "TIMER"
|
|
(
|
|
menuitem "TIMER 0" "per , ""TIMER (Timer/Counter Registers),TIMER 0"""
|
|
menuitem "TIMER 1" "per , ""TIMER (Timer/Counter Registers),TIMER 1"""
|
|
menuitem "TIMER 2" "per , ""TIMER (Timer/Counter Registers),TIMER 2"""
|
|
menuitem "TIMER 3" "per , ""TIMER (Timer/Counter Registers),TIMER 3"""
|
|
menuitem "TIMER 4" "per , ""TIMER (Timer/Counter Registers),TIMER 4"""
|
|
menuitem "TIMER 5" "per , ""TIMER (Timer/Counter Registers),TIMER 5"""
|
|
menuitem "TIMER 6" "per , ""TIMER (Timer/Counter Registers),TIMER 6"""
|
|
)
|
|
popup "WTIMER"
|
|
(
|
|
menuitem "WTIMER 0" "per , ""WTIMER (Timer/Counter Registers),WTIMER 0"""
|
|
menuitem "WTIMER 1" "per , ""WTIMER (Timer/Counter Registers),WTIMER 1"""
|
|
menuitem "WTIMER 2" "per , ""WTIMER (Timer/Counter Registers),WTIMER 2"""
|
|
menuitem "WTIMER 3" "per , ""WTIMER (Timer/Counter Registers),WTIMER 3"""
|
|
)
|
|
popup "LETIMER"
|
|
(
|
|
menuitem "LETIMER 0" "per , ""LETIMER (Low Energy Timer),LETIMER 0"""
|
|
menuitem "LETIMER 1" "per , ""LETIMER (Low Energy Timer),LETIMER 1"""
|
|
)
|
|
menuitem "CRYOTIMER" "per , ""CRYOTIMER (Ultra Low Energy Timer/Counter)"""
|
|
menuitem "VDAC" "per , ""VDAC (Digital to Analog Converter)"""
|
|
popup "ACMP"
|
|
(
|
|
menuitem "ACMP 0" "per , ""ACMP (Analog Comparator),ACMP 0"""
|
|
menuitem "ACMP 1" "per , ""ACMP (Analog Comparator),ACMP 1"""
|
|
menuitem "ACMP 2" "per , ""ACMP (Analog Comparator),ACMP 2"""
|
|
menuitem "ACMP 3" "per , ""ACMP (Analog Comparator),ACMP 3"""
|
|
)
|
|
popup "ADC"
|
|
(
|
|
menuitem "ADC 0" "per , ""ADC (Analog to Digital Converter),ADC 0"""
|
|
menuitem "ADC 1" "per , ""ADC (Analog to Digital Converter),ADC 1"""
|
|
)
|
|
menuitem "IDAC" "per , ""IDAC (Current Digital to Analog Converter)"""
|
|
menuitem "LESENSE" "per , ""LESENSE (Low Energy Sensor)"""
|
|
menuitem "GPCRC" "per , ""GPCRC (General Purpose Cyclic Redundancy Check)"""
|
|
menuitem "TRNG" "per , ""TRNG (True Random Number Generator)"""
|
|
menuitem "CRYPTO" "per , ""CRYPTO (Crypto Accelerator)"""
|
|
menuitem "GPIO" "per , ""GPIO (General Purpose Input/Output)"""
|
|
menuitem "EBI" "per , ""EBI (External Bus Interface)"""
|
|
if cpuis("EFM32GG11B420*")||cpuis("EFM32GG11B820*")||cpuis("EFM32GG11B840*")
|
|
(
|
|
menuitem "QSPI" "per , ""QSPI (Quad- and Octal-SPI Flash Controller)"""
|
|
menuitem "USB" "per , ""USB (Universal Serial Bus Controller)"""
|
|
menuitem "SDIO" "per , ""SDIO (SDIO Host Controller)"""
|
|
menuitem "ETH" "per , ""ETH (Ethernet)"""
|
|
)
|
|
menuitem "CSEN" "per , ""CSEN (Capacitive Sense Module)"""
|
|
popup "CAN"
|
|
(
|
|
menuitem "CAN0" "per , ""CAN (Controller Area Network),CAN0"""
|
|
menuitem "CAN1" "per , ""CAN (Controller Area Network),CAN1"""
|
|
)
|
|
; menuitem "DBG" "per , ""DBG (Debug Interface)"""
|
|
)
|
|
)
|