

# C2000 Debugger

MANUAL

[TRACE32 Online Help](#)

[TRACE32 Directory](#)

[TRACE32 Index](#)

[TRACE32 Documents](#) .....



[ICD In-Circuit Debugger](#) .....



[Processor Architecture Manuals](#) .....



[TI DSPs](#) .....



[C2000 Debugger](#) .....

1

[History](#) .....

4

[Introduction](#) .....

5

    Brief Overview of Documents for New Users

5

    Demo and Start-up Scripts

5

[Converter from GEL to PRACTICE](#) .....

6

[Warning](#) .....

7

[DSP specific Implementations](#) .....

8

    Trigger

8

    Breakpoints

8

        Software Breakpoints

8

        On-chip Breakpoints for Instructions

8

        On-chip Breakpoints for Data

8

    Memory Classes

9

[DSP specific SYStem Commands](#) .....

10

    SYStem.CONFIG.state

        Display target configuration

10

    SYStem.CONFIG

        Configure debugger according to target topology

11

        <parameters> describing the “DebugPort”

17

        <parameters> describing the “JTAG” scan chain and signal behavior

20

        <parameters> describing a system level TAP “MultiTap”

24

        <parameters> configuring a CoreSight Debug Access Port “AP”

26

        <parameters> describing debug and trace “Components”

32

        <parameters> which are “Deprecated”

41

    SYStem.CONFIG.ERAD

        Embedded real-time analysis and diagnostic module

45

    SYStem.CPU

        Select the used CPU

45

    SYStem.JtagClock

        Define JTAG frequency

46

    SYStem.LOCK

        Tristate the JTAG port

47

    SYStem.MemAccess

        Select run-time memory access method

48

SYStem.Mode	Establish the communication with the target	48
SYStem.Option.AHBPROT	Select AHB-AP HPROT bits	49
SYStem.Option.AXIACEEnable	ACE enable flag of the AXI-AP	49
SYStem.Option.AXICACHEFLAGS	Configure AXI-AP cache bits	50
SYStem.Option.AXIHPROT	Select AXI-AP HPROT bits	50
SYStem.Option.DAPDBGPWRUPREQ	Force debug power in DAP	51
SYStem.Option.DAPNOIRCHECK	No DAP instruction register check	51
SYStem.Option.DAPREMAP	Rearrange DAP memory map	52
SYStem.Option.DAPSYSPWRUPREQ	Force system power in DAP	52
SYStem.Option.DEBUGPORTOptions	Options for debug port handling	53
SYStem.Option.EnReset	Allow the debugger to drive nRESET (nSRST)	54
SYStem.Option.EnTRST	Control TAP reset	54
SYStem.Option.ExecutionMode	Sets the CPU execution mode	54
SYStem.Option.IMASKASM	Disable interrupts while single stepping	55
SYStem.Option.IMASKHLL	Disable interrupts while HLL single stepping	55
SYStem.Option.KEYCODE	Define key code to unsecure processor	55
SYStem.Option.TargetServer	Use target server from Texas Instruments	56
SYStem.RESetOut	Reset target without reset of debug port	56
<b>TrOnchip Commands</b>		<b>57</b>
TrOnchip.state	Display on-chip trigger window	57
TrOnchip.RESet	Set on-chip trigger to default state	57
<b>ERAD Commands</b>		<b>58</b>
ERAD	Embedded real-time analysis and diagnostic module	58
ERAD.OFF	Turn ERAD features off	58
ERAD.ON	Turn ERAD features on	58
<b>JTAG Connection</b>		<b>59</b>
Mechanical Description of the 20-pin Debug Cable		59
Electrical Description of the 20-pin Debug Cable		60
Mechanical Description of the TI Connector		61
<b>FAQ</b>		<b>61</b>
<b>Operation Voltage</b>		<b>62</b>

## History

---

02-May-2023 New commands: [SYStem.Option.EnReset](#), [SYStem.Option.EnTRST](#), and [SYStem.Option.KEYCODE](#).

23-Nov-2022 New command [SYStem.Option.ExecutionMode](#).

# Introduction

---

Please keep in mind that only the **Processor Architecture Manual** (the document you are reading at the moment) is CPU specific, while all other parts of the online help are generic for all CPUs supported by Lauterbach. So if there are questions related to the CPU, the Processor Architecture Manual should be your first choice.

## Brief Overview of Documents for New Users

---

### Architecture-independent information:

- **“Training Basic Debugging”** (training\_debugger.pdf): Get familiar with the basic features of a TRACE32 debugger.
- **“T32Start”** (app\_t32start.pdf): T32Start assists you in starting TRACE32 PowerView instances for different configurations of the debugger. T32Start is only available for Windows.
- **“General Commands”** (general\_ref\_<x>.pdf): Alphabetic list of debug commands.

### Architecture-specific information:

- **“Processor Architecture Manuals”**: These manuals describe commands that are specific for the processor architecture supported by your Debug Cable. To access the manual for your processor architecture, proceed as follows:
  - Choose **Help** menu > **Processor Architecture Manual**.
- **“OS Awareness Manuals”** (rtos\_<os>.pdf): TRACE32 PowerView can be extended for operating system-aware debugging. The appropriate OS Awareness manual informs you how to enable the OS-aware debugging.

## Demo and Start-up Scripts

---

Lauterbach provides ready-to-run start-up scripts for known C2000 based hardware.

### To search for PRACTICE scripts, do one of the following in TRACE32 PowerView:

- Type at the command line: **WELCOME.SCRIPTS**
- or choose **File** menu > **Search for Script**.

You can now search the demo folder and its subdirectories for PRACTICE start-up scripts (\*.cmm) and other demo software.

You can also manually navigate in the `~/demo/c2000/` subfolder of the system directory of TRACE32.

# Converter from GEL to PRACTICE

---

The General Extension Language (GEL) is an interpretive language similar to C that lets you create functions to extend Code Composer Studio's usefulness. The converter allows you to convert GEL language into PRACTICE scripts (\*.cmm), which can be used directly in TRACE32.

For more detailed information on that converter please refer to [“Converter from GEL to PRACTICE”](#) (converter\_gel.pdf).

<b>WARNING:</b>	<p>To prevent debugger and target from damage it is recommended to connect or disconnect the Debug Cable only while the target power is OFF.</p> <p>Recommendation for the software start:</p> <ol style="list-style-type: none"><li>1. Disconnect the Debug Cable from the target while the target power is off.</li><li>2. Connect the host system, the TRACE32 hardware and the Debug Cable.</li><li>3. Power ON the TRACE32 hardware.</li><li>4. Start the TRACE32 software to load the debugger firmware.</li><li>5. Connect the Debug Cable to the target.</li><li>6. Switch the target power ON.</li><li>7. Configure your debugger e.g. via a start-up script.</li></ol> <p>Power down:</p> <ol style="list-style-type: none"><li>1. Switch off the target power.</li><li>2. Disconnect the Debug Cable from the target.</li><li>3. Close the TRACE32 software.</li><li>4. Power OFF the TRACE32 hardware.</li></ol>
-----------------	--

## Trigger

---

A bidirectional trigger system allows the following two events:

- Trigger an external system (e.g. logic analyzer) if the program execution is stopped.
- Stop the program execution if an external trigger is asserted.

For more information refer to the [TrBus](#) command.

If a DEBUG INTERFACE (LA-7701) is used the trigger system has the following restrictions:

- After starting the application there is a delay until the trigger system is working. The delay depends on the host system and the JTAG frequency. It will be typically between 25 and 100  $\mu$ s.
- If a terminal window is open the response time of the trigger system is undefined. It is recommended not to use the trigger system and terminal window at the same time.

## Breakpoints

---

### Software Breakpoints

---

If a software breakpoint is used, the original code at the breakpoint location is temporarily patched by a breakpoint code. There is no restriction in the number of software breakpoints.

### On-chip Breakpoints for Instructions

---

If on-chip breakpoints are used, the resources to set the breakpoints are provided by the CPU. Those CPU resources only allow to set single address instruction breakpoints.

### On-chip Breakpoints for Data

---

To stop the CPU after a read or write access to a memory location on-chip breakpoints are required. In the DSP notation these breakpoints are called watch points (WP).

- **On-chip breakpoints:** Total amount of available on-chip breakpoints.
- **Instruction breakpoints:** Number of on-chip breakpoints that can be used to set program breakpoints into ROM/FLASH/EPROM.
- **Read/Write breakpoints:** Number of on-chip breakpoints that can be used as Read or Write breakpoints.
- **Data Value breakpoint:** Number of on-chip data breakpoints that can be used to stop the program when a specific data value is written to an address or when a specific data value is read from an address.

Core	On-chip breakpoints	Instruction breakpoints	Read/Write breakpoint	Data Value breakpoints
C28x	2 or 10 (with ERAD module)	2 single addresses	2 (only with ERAD module)	1 (only with ERAD module)

## Memory Classes

---

The following DSP specific memory classes are available.

Memory Class	Description
P	Program Memory
D	Data Memory
VM	Virtual Memory (memory on the debug system)
E	Emulation Memory, Pseudo Dualport Access to Memory.

To access a memory class, write the class in front of the address. Prepending an E as attribute to the memory class will make memory accesses possible, even when the target CPU is running. See [SYStem.MemAccess](#) and [SYStem.CpuAccess](#) for more information.

### Examples:

```
Data.dump D:0--0xff
Data.Dump ED:0x8000
Data.List EP:main
```

## SYStem.CONFIG.state

Display target configuration

Format: **SYStem.CONFIG.state [/<tab>]**

<tab>: **DebugPort | Jtag | MultiTap | AccessPorts | CComponents**

Opens the **SYStem.CONFIG.state** window, where you can view and modify most of the target configuration settings. The configuration settings tell the debugger how to communicate with the chip on the target board and how to access the on-chip debug and trace facilities in order to accomplish the debugger's operations.

Alternatively, you can modify the target configuration settings via the [TRACE32 command line](#) with the **SYStem.CONFIG** commands. Note that the command line provides *additional* **SYStem.CONFIG** commands for settings that are *not* included in the **SYStem.CONFIG.state** window.

<tab>	Opens the <b>SYStem.CONFIG.state</b> window on the specified tab. For tab descriptions, see below.
<b>DebugPort</b> (default)	The <b>DebugPort</b> tab informs the debugger about the debug connector type and the communication protocol it shall use.  For descriptions of the commands on the <b>DebugPort</b> tab, see <a href="#">DebugPort</a> .
<b>Jtag</b>	The <b>Jtag</b> tab informs the debugger about the position of the Test Access Ports (TAP) in the JTAG chain which the debugger needs to talk to in order to access the debug and trace facilities on the chip.  For descriptions of the commands on the <b>Jtag</b> tab, see <a href="#">Jtag</a> .
<b>MultiTap</b>	Informs the debugger about the existence and type of a System/Chip Level Test Access Port. The debugger might need to control it in order to reconfigure the JTAG chain or to control power, clock, reset, and security of different chip components.  For descriptions of the commands on the <b>MultiTap</b> tab, see <a href="#">MultiTap</a> .

<b>AccessPorts</b>	<p>This tab informs the debugger about an Arm CoreSight Access Port (AP) and about how to control the AP to access chip-internal memory busses (AHB, APB, AXI) or chip-internal JTAG interfaces.</p> <p>For a descriptions of a corresponding commands, refer to <a href="#">AP</a>.</p>
<b>COmponents</b>	<p>The <b>COmponents</b> tab informs the debugger (a) about the existence and interconnection of on-chip CoreSight debug and trace modules and (b) informs the debugger on which memory bus and at which base address the debugger can find the control registers of the modules.</p> <p>For descriptions of the commands on the <b>COmponents</b> tab, see <a href="#">COmponents</a>.</p>

## SYStem.CONFIG

Configure debugger according to target topology

Format:

**SYStem.CONFIG** <parameter>  
**SYStem.MultiCore** <parameter> (deprecated)

<parameter>:  
**(DebugPort)**

**CJTAGFLAGS** <flags> (C7000 only)  
**CONNECTOR** [MIPI34 | MIPI20T] (C7000 only)  
**CORE** <core> <chip>  
**CoreNumber** <number>  
**DEBUGPORT** [DebugCable0 | DebugCableA | DebugCableB]  
**DEBUGPORTTYPE** [JTAG | SWD | CJTAG]  
**Slave** [ON | OFF]  
**SWDP** [ON | OFF] (C7000 only)  
**SWDPIidleHigh** [ON | OFF]  
**SWDPTargetSel** <value>  
**TriState** [ON | OFF]

<parameter>:  
**(JTAG cont.)**

**DAPDRPOST** <bits>  
**DAPDRPRE** <bits>  
**DAPIRPOST** <bits>  
**DAPIRPRE** <bits>

**DRPOST** <bits>  
**DRPRE** <bits>

**ETBDRPOST** <bits> (C5000 only)  
**ETBDRPRE** <bits> (C5000 only)  
**ETBIRPOST** <bits> (C5000 only)  
**ETBIRPRE** <bits> (C5000 only)

<parameter>:  
(JTAG cont.)

**IRPOST** <bits>  
**IRPRE** <bits>  
  
**Slave** [ON | OFF]  
**TAPState** <state>  
**TCKLevel** <level>  
**TriState** [ON | OFF]

<parameter>:  
**(MultiTap)**

**DAPTAP** <tap>  
**DEBUGTAP** <tap>  
**ETBTAP** <tap> (C5000 only)  
**MULTITAP** [NONE | IcepickA | IcepickB | IcepickC | IcepickD | IcepickBB |  
IcepickBC | IcepickCC | IcepickDD |  
**JtagSEQuence** <sub\_cmd>]  
**NJCR** <tap>  
**SLAVETAP** <tap>

<parameter>:  
**(AccessPorts**  
)

**AHBAPn.Base** <address>  
**AHBAPn.HPROT** [<value> | <name>]  
**AHBAPn.Port** <port>  
**AHBAPn.RESet**  
**AHBAPn.view**  
**AHBAPn.XtorName** <name>

**APBAPn.Base** <address>  
**APBAPn.Port** <port>  
**APBAPn.RESet**  
**APBAPn.view**  
**APBAPn.XtorName** <name>

**AXIAPn.ACCEnable** [ON | OFF]  
**AXIAPn.Base** <address>  
**AXIAPn.CacheFlags** <value>  
**AXIAPn.HPROT** [<value> | <name>]  
**AXIAPn.Port** <port>  
**AXIAPn.RESet**  
**AXIAPn.view**  
**AXIAPn.XtorName** <name>

**DEBUGAPn.Port** <port>  
**DEBUGAPn.RESet**  
**DEBUGAPn.view**  
**DEBUGAPn.XtorName** <name>

**JTAGAPn.Base** <address>  
**JTAGAPn.Port** <port>  
**JTAGAPn.CorePort** <port>  
**JTAGAPn.RESet**  
**JTAGAPn.view**  
**JTAGAPn.XtorName** <name>

<p>&lt;parameter&gt;: (AccessPorts cont.)</p>	<p><b>MEMORYAPn.HPROT</b> [&lt;value&gt;   &lt;name&gt;]  <b>MEMORYAPn.Port</b> &lt;port&gt;  <b>MEMORYAPn.RESet</b>  <b>MEMORYAPn.view</b>  <b>MEMORYAPn.XtorName</b> &lt;name&gt;</p>
<p>&lt;parameter&gt;: <b>(CComponents</b></p>	<p><b>ADTF.Base</b> &lt;address&gt;  <b>ADTF.RESet</b>  <b>ADTF.Type</b> [NONE   ADTF   ADTF2   GEM]  <b>ADTF.view</b></p>
	<p><b>AET.Base</b> &lt;address&gt; (C5000, C6000, C7000 only)  <b>AET.RESet</b> (C5000, C6000, C7000 only)  <b>AET.view</b> (C5000, C6000, C7000 only)</p>
<p>&lt;parameter&gt;: (CComponents cont.)</p>	<p><b>CMI.Base</b> &lt;address&gt;  <b>CMI.RESet</b>  <b>CMI.TraceID</b> &lt;id&gt;  <b>CMI.view</b></p>
	<p><b>COREDEBUG.Base</b> &lt;address&gt; (C7000 only)  <b>COREDEBUG.RESet</b> (C7000 only)  <b>COREDEBUG.view</b> (C7000 only)</p>
	<p><b>CTI.Base</b> &lt;address&gt;  <b>CTI.Config</b> [NONE   ARMV1   ARMPostInit   OMAP3   TMS570   CortexV1   QV1]  <b>CTI.RESet</b>  <b>CTI.view</b></p>
	<p><b>DRM.Base</b> &lt;address&gt;  <b>DRM.RESet</b>  <b>DRM.view</b></p>
	<p><b>EPM.Base</b> &lt;address&gt;  <b>EPM.RESet</b>  <b>EPM.view</b></p>
	<p><b>ETB.ATBSource</b> &lt;source&gt;  <b>ETB.Base</b> &lt;address&gt;  <b>ETB.Name</b> &lt;string&gt;  <b>ETB.NoFlush</b> [ON   OFF]  <b>ETB.RESet</b>  <b>ETB.Size</b> &lt;size&gt;  <b>ETB.SStackMode</b> [NotAvailbale   TRGETM   FULLTIDRM   NOTSET   FULL-STOP   FULLCTI]  <b>ETB.view</b></p>

<p><b>&lt;parameter&gt;:</b> (COmponents cont.)</p>	<p><b>FUNNEL.ATBSource</b> &lt;sourcelist&gt;  <b>FUNNEL.Base</b> &lt;address&gt;  <b>FUNNEL.Name</b> &lt;string&gt;  <b>FUNNEL.PROGrammable</b> [ON   OFF]  <b>FUNNEL.RESet</b>  <b>FUNNEL.view</b></p> <p><b>OCP.Base</b> &lt;address&gt;  <b>OCP.RESet</b>  <b>OCP.TraceID</b> &lt;id&gt;  <b>OCP.view</b></p> <p><b>PMI.Base</b> &lt;address&gt;  <b>PMI.RESet</b>  <b>PMI.TraceID</b> &lt;id&gt;  <b>PMI.view</b></p>
<p><b>&lt;parameter&gt;:</b> (Components cont.)</p>	<p><b>REP.ATBSource</b> &lt;source&gt;  <b>REP.Base</b> &lt;address&gt;  <b>REP.Name</b> &lt;string&gt;  <b>REP.RESet</b>  <b>REP.view</b></p> <p><b>SC.Base</b> &lt;address&gt;  <b>SC.RESet</b>  <b>SC.TraceID</b> &lt;id&gt;  <b>SC.view</b></p> <p><b>STM.Base</b> &lt;address&gt;  <b>STM.Mode</b> [None   SDTI   STP   STP64   STPv2   STPv2LE]  <b>STM.Name</b> &lt;string&gt;  <b>STM.RESet</b>  <b>STM.Type</b> [None   GenericARM   SDTI   TI]  <b>STM.view</b></p>
	<p><b>TBR.ATBSource</b> &lt;source&gt;  <b>TBR.Base</b> &lt;address&gt;  <b>TBR.Name</b> &lt;string&gt;  <b>TBR.NoFlush</b> [ON   OFF]  <b>TBR.RESet</b>  <b>TBR.StackMode</b> [NotAvailbale   TRGETM   FULLTIDRM   NOTSET   FULL-STOP   FULLCTI]  <b>TBR.view</b></p>
	<p><b>TPIU.ATBSource</b> &lt;source&gt;  <b>TPIU.Base</b> &lt;address&gt;  <b>TPIU.Name</b> &lt;string&gt;  <b>TPIU.RESet</b>  <b>TPIU.Type</b> [CoreSight   Generic]  <b>TPIU.view</b></p>

<p><b>&lt;parameter&gt;:</b> (Components cont.)</p>	<b>TRACEPORT.Name</b> <b>TRACEPORT.RESet</b> <b>TRACEPORT.TraceSource</b> <b>TRACEPORT.Type</b> <b>TRACEPORT.view</b>
	<b>TRC.Base &lt;address&gt;</b> (C7000 only) <b>TRC.RESet</b> (C7000 only) <b>TRC.view</b> (C7000 only)
<p><b>&lt;parameter&gt;:</b> <b>(Deprecated)</b></p>	<b>COREBASE &lt;address&gt;</b> <b>CTIBASE &lt;address&gt;</b> <b>DEBUGBASE &lt;address&gt;</b> <b>ETBBASE &lt;address&gt;</b> <b>ETBFUNNELBASE &lt;address&gt;</b> <b>ETFBASE &lt;address&gt;</b> <b>ETMBASE &lt;address&gt;</b>
<p><b>&lt;parameter&gt;:</b> <b>(Deprecated cont.)</b></p>	<b>FUNNEL2BASE &lt;address&gt;</b> <b>FUNNELBASE &lt;address&gt;</b> <b>HTMBASE &lt;address&gt;</b> <b>ITMBASE &lt;address&gt;</b> <b>RTPBASE &lt;address&gt;</b> <b>SDTIBASE &lt;address&gt;</b> <b>STMBASE &lt;address&gt;</b> <b>TIADTFBASE &lt;address&gt;</b> <b>TIDRMBASE &lt;address&gt;</b> <b>TIEPMBASE &lt;address&gt;</b> <b>TIOCPBASE &lt;address&gt;</b> <b>TIOCPTYPE &lt;type&gt;</b> <b>TIPMIBASE &lt;address&gt;</b> <b>TISCBASE &lt;address&gt;</b> <b>TISTMBASE &lt;address&gt;</b> <b>TPIUBASE &lt;address&gt;</b> <b>TPIUFUNNELBASE &lt;address&gt;</b> <b>TRACEETBFUNNELPORT &lt;port&gt;</b> <b>TRACEFUNNELPORT &lt;port&gt;</b> <b>TRACETPIUFUNNELPORT &lt;port&gt;</b> <b>view</b>
	<b>AHBACCESSPORT &lt;port&gt;</b> <b>APBACCESSPORT &lt;port&gt;</b> <b>AXIACCESSPORT &lt;port&gt;</b> <b>COREJTAGPORT &lt;port&gt;</b> <b>DEBUGACCESSPORT &lt;port&gt;</b> <b>JTAGACCESSPORT &lt;port&gt;</b> <b>MEMORYACCESSPORT &lt;port&gt;</b>

The **SYSTeM.CONFIG** commands inform the debugger about the available on-chip debug and trace components and how to access them.

This is a common description of the **SYStem.CONFIG** command group for the TI C2000, C5000, C6000 and C7000 DSPs. Each debugger will provide only a subset of these commands. Some commands need a certain CPU type selection (**SYStem.CPU <type>**) to become active and it might additionally depend on further settings.

Ideally you can select with **SYStem.CPU** the chip you are using which causes all setup you need and you do not need any further **SYStem.CONFIG** command.

The **SYStem.CONFIG** command information shall be provided after the **SYStem.CPU** command, which might be a precondition to enter certain **SYStem.CONFIG** commands, and before you start up the debug session e.g. by **SYStem.Up**.

<b>CJTAGFLAGS</b> <flags>	Activates bug fixes for “cJTAG” implementations. Bit 0: Disable scanning of cJTAG ID. Bit 1: Target has no “keeper”. Bit 2: Inverted meaning of SREDGE register. Bit 3: Old command opcodes. Bit 4: Unlock cJTAG via APFC register.  Default: 0
<b>CONNECTOR</b> [ <b>MIPI34</b>   <b>MIPI20T</b> ]	Specifies the connector “MIPI34” or “MIPI20T” on the target. This is mainly needed in order to notify the trace pin location.  Default: MIPI34 if CombiProbe is used, MIPI20T if µTrace (MicroTrace) is used.
<b>CORE</b> <core> <chip>	The command helps to identify debug and trace resources which are commonly used by different cores. The command might be required in a multicore environment if you use multiple debugger instances (multiple TRACE32 PowerView GUIs) to simultaneously debug different cores on the same target system.  Because of the default setting of this command  debugger#1: <core>=1 <chip>=1 debugger#2: <core>=1 <chip>=2 ...  each debugger instance assumes that all notified debug and trace resources can exclusively be used.  But some target systems have shared resources for different cores, for example a common trace port. The default setting causes that each debugger instance controls the same trace port. Sometimes it does not hurt if such a module is controlled twice. But sometimes it is a must to tell the debugger that these cores share resources on the same <chip>. Whereby the “chip” does not need to be identical with the device on your target board:  debugger#1: <core>=1 <chip>=1 debugger#2: <core>=2 <chip>=1

**CORE <core> <chip>**

(cont.)

For cores on the same *<chip>*, the debugger assumes that the cores share the same resource if the control registers of the resource have the same address.

Default:

*<core>* depends on CPU selection, usually 1.

*<chip>* derived from **CORE=** parameter in the configuration file (config.t32), usually 1. If you start multiple debugger instances with the help of t32start.exe, you will get ascending values (1, 2, 3,...).

**CoreNumber <number>**

Number of cores to be considered in an SMP (symmetric multiprocessing) debug session. There are core types which can be used as a single core processor or as a scalable multicore processor of the same type. If you intend to debug more than one such core in an SMP debug session you need to specify the number of cores you intend to debug.

Default: 1.

**DEBUGPORT**

[**DebugCable0** | **DebugCableA** | **DebugCableB**]

It specifies which probe cable shall be used e.g. "DebugCableA" or "DebugCableB". At the moment only the CombiProbe allows to connect more than one probe cable.

Default: depends on detection.

**DEBUGPORTTYPE**

[**JTAG** | **SWD** | **CJTAG**]

It specifies the used debug port type "JTAG", "SWD", "CJTAG", "CJTAG-SWD". It assumes the selected type is supported by the target.

Default: JTAG.

**What is NIDnT?**

NIDnT is an acronym for "Narrow Interface for Debug and Test". NIDnT is a standard from the MIPI Alliance, which defines how to reuse the pins of an existing interface (like for example a microSD card interface) as a debug and test interface.

To support the NIDnT standard in different implementations, TRACE32 has several special options:

**Slave [ON | OFF]**

If several debuggers share the same debug port, all except one must have this option active.

JTAG: Only one debugger - the "master" - is allowed to control the signals nTRST and nSRST (nRESET). The other debuggers need to have the setting **Slave ON**.

Default: OFF.

Default: ON if **CORE=... >1** in the configuration file (e.g. config.t32).

**SWDP [ON | OFF]**

With this command you can change from the normal JTAG interface to the serial wire debug mode. SWDP (Serial Wire Debug Port) uses just two signals instead of five. It is required that the target and the debugger hard- and software supports this interface.

Default: OFF.

**SWDPIdleHigh  
[ON | OFF]**

Keep SWDIO line high when idle. Only for Serialwire Debug mode. Usually the debugger will pull the SWDIO data line low, when no operation is in progress, so while the clock on the SWCLK line is stopped (kept low).

You can configure the debugger to pull the SWDIO data line high, when no operation is in progress by using

**SYStem.CONFIG SWDPIdleHigh ON**

Default: OFF.

**SWDPTargetSel <value>**

Device address in case of a multidrop serial wire debug port.

Default: none set (any address accepted).

**TriState [ON | OFF]**

TriState has to be used if several debug cables are connected to a common JTAG port. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode.

Please note:

- nTRST must have a pull-up resistor on the target.
- TCK can have a pull-up or pull-down resistor.
- Other trigger inputs need to be kept in inactive state.

Default: OFF.

With the JTAG interface you can access a Test Access Port controller (TAP) which has implemented a state machine to provide a mechanism to read and write data to an Instruction Register (IR) and a Data Register (DR) in the TAP. The JTAG interface will be controlled by 5 signals:

- nTRST (reset)
- TCK (clock)
- TMS (state machine control)
- TDI (data input)
- TDO (data output)

Multiple TAPs can be controlled by one JTAG interface by daisy-chaining the TAPs (serial connection). If you want to talk to one TAP in the chain, you need to send a BYPASS pattern (all ones) to all other TAPs. For this case the debugger needs to know the position of the TAP it wants to talk to. The TAP position can be defined with the first four commands in the table below.

... **DRPOST** <bits>

Defines the TAP position in a JTAG scan chain. Number of TAPs in the JTAG chain between the TDI signal and the TAP you are describing. In BYPASS mode, each TAP contributes one data register bit. See possible TAP types and example below.

Default: 0.

... **DRPRE** <bits>

Defines the TAP position in a JTAG scan chain. Number of TAPs in the JTAG chain between the TAP you are describing and the TDO signal. In BYPASS mode, each TAP contributes one data register bit. See possible TAP types and example below.

Default: 0.

... **IRPOST** <bits>

Defines the TAP position in a JTAG scan chain. Number of Instruction Register (IR) bits of all TAPs in the JTAG chain between TDI signal and the TAP you are describing. See possible TAP types and example below.

Default: 0.

... **IRPRE** <bits>

Defines the TAP position in a JTAG scan chain. Number of Instruction Register (IR) bits of all TAPs in the JTAG chain between the TAP you are describing and the TDO signal. See possible TAP types and example below.

Default: 0.

**NOTE:**

If you are not sure about your settings concerning **IRPRE**, **IRPOST**, **DRPRE**, and **DRPOST**, you can try to detect the settings automatically with the **SYStem.DETECT.DaisyChain** command.

<b>Slave [ON   OFF]</b>	If several debuggers share the same debug port, all except one must have this option active.  JTAG: Only one debugger - the “master” - is allowed to control the signals nTRST and nSRST (nRESET). The other debuggers need to have the setting <b>Slave OFF</b> .
	Default: OFF. Default: ON if CORE=... >1 in the configuration file (e.g. config.t32). For CortexM: Please check also <b>SYSTem.Option.DISableSOFTRES [ON   OFF]</b>
<b>TAPState &lt;state&gt;</b>	This is the state of the TAP controller when the debugger switches to tristate mode. All states of the JTAG TAP controller are selectable.  0 Exit2-DR 1 Exit1-DR 2 Shift-DR 3 Pause-DR 4 Select-IR-Scan 5 Update-DR 6 Capture-DR 7 Select-DR-Scan 8 Exit2-IR 9 Exit1-IR 10 Shift-IR 11 Pause-IR 12 Run-Test/Idle 13 Update-IR 14 Capture-IR 15 Test-Logic-Reset
	Default: 7 = Select-DR-Scan.
<b>TCKLevel &lt;/level&gt;</b>	Level of TCK signal when all debuggers are tristated. Normally defined by a pull-up or pull-down resistor on the target.  Default: 0.
<b>TriState [ON   OFF]</b>	TriState has to be used if several debug cables are connected to a common JTAG port. TAPState and TCKLevel define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note: <ul style="list-style-type: none"><li>• nTRST must have a pull-up resistor on the target.</li><li>• TCK can have a pull-up or pull-down resistor.</li><li>• Other trigger inputs need to be kept in inactive state.</li></ul> Default: OFF.

## TAP types:

Core TAP providing access to the debug register of the core you intend to debug.  
-> DRPOST, DRPRE, IRPOST, IRPRE.

DAP (Debug Access Port) TAP providing access to the debug register of the core you intend to debug. It might be needed additionally to a Core TAP if the DAP is only used to access memory and not to access the core debug register.

-> DAPDRPOST, DAPDRPRE, DAPIRPOST, DAPIRPRE.

DAP2 (Debug Access Port) TAP in case you need to access a second DAP to reach other memory locations.

-> DAP2DRPOST, DAP2DRPRE, DAP2IRPOST, DAP2IRPRE.

ETB (Embedded Trace Buffer) TAP if the ETB has its own TAP to access its control register (typical with ARM11 cores).

-> ETBDRPOST, ETBDRPRE, ETBIRPOST, ETBIRPRE.

NEXT: If a memory access changes the JTAG chain and the core TAP position then you can specify the new values with the NEXT... parameter. After the access for example the parameter NEXTIRPRE will replace the IRPRE value and NEXTIRPRE becomes 0. Available only on ARM11 debugger.

-> NEXTDRPOST, NEXTDRPRE, NEXTIRPOST, NEXTIRPRE.


RTP (RAM Trace Port) TAP if the RTP has its own TAP to access its control register.

-> RTPDRPOST, RTPDRPRE, RTPIRPOST, RTPIRPRE.


CHIP: Definition of a TAP or TAP sequence in a scan chain that needs a different Instruction Register (IR) and Data Register (DR) pattern than the default BYPASS (1...1) pattern.

-> CHIPDRPOST, CHIPDRPRE, CHIPIRPOST, CHIPIRPRE.

## Example:



```
SYStem.CONFIG IRPRE 15.  
SYStem.CONFIG DRPRE 3.  
SYStem.CONFIG DAPIRPOST 16.  
SYStem.CONFIG DAPDRPOST 3.  
SYStem.CONFIG ETBIRPOST 5.  
SYStem.CONFIG ETBDRPOST 1.  
SYStem.CONFIG ETBIRPRE 11.  
SYStem.CONFIG ETBDRPRE 2.
```




## <parameters> describing a system level TAP “MultiTap”

A “Multitap” is a system level or chip level test access port (TAP) in a JTAG scan chain. It can for example provide functions to re-configure the JTAG chain or view and control power, clock, reset and security of different chip components.

At the moment the debugger supports three types and its different versions:  
Icepickx, STCLTAPx, MSMTAP:

### Example:



### DAPTAP <tap>

Specifies the TAP number which needs to be activated to get the DAP TAP in the JTAG chain.

Used if MULTITAP=Icepickx.

### DEBUGTAP <tap>

Specifies the TAP number which needs to be activated to get the core TAP in the JTAG chain. E.g. ARM11 TAP if you intend to debug an ARM11.

Used if MULTITAP=Icepickx.

### ETBTAP <tap>

Specifies the TAP number which needs to be activated to get the ETB TAP in the JTAG chain.

**MULTITAP**

[**NONE** | **IcepickA** | **IcepickB** |  
**IcepickC** | **IcepickD** |  
**IcepickM** |  
**IcepickBB** | **IcepickBC** |  
**IcepickCC** | **IcepickDD** |  
**JtagSEQuence** <*sub\_cmd*>]

Selects the type and version of the MULTITAP.

In case of MSMTAP you need to add parameters which specify which IR pattern and DR pattern needed to be shifted by the debugger to initialize the MSMTAP. Please note some of these parameters need a decimal input (dot at the end).

IcepickXY means that there is an Icepick version “X” which includes a subsystem with an Icepick of version “Y”.

For a description of the **JtagSEQuence** subcommands, see [SYStem.CONFIG.MULTITAP JtagSEQuence](#).

**NJCR** <*tap*>

Number of a Non-JTAG Control Register (NJCR) which shall be used by the debugger.

Used if MULTITAP=Icepickx.

**SLAVETAP** <*tap*>


Specifies the TAP number to get the Icepick of the sub-system in the JTAG scan chain.

Used if MULTITAP=IcepickXY (two Icepicks).


An Access Port (AP) is a CoreSight module from Arm which provides access via its debug link (JTAG, cJTAG, SWD, SWD, USB, UDP/TCP-IP, GTL, PCIe...) to:

1. Different memory busses (AHB, APB, AXI). This is especially important if the on-chip debug register needs to be accessed this way. You can access the memory buses by using certain access classes with the debugger commands: “AHB:”, “APB:”, “AXI:”, “DAP”, “E:”. The interface to these buses is called Memory Access Port (MEM-AP).
2. Other, chip-internal JTAG interfaces. This is especially important if the core you intend to debug is connected to such an internal JTAG interface. The module controlling these JTAG interfaces is called JTAG Access Port (JTAG-AP). Each JTAG-AP can control up to 8 internal JTAG interfaces. A port number between 0 and 7 denotes the JTAG interfaces to be addressed.
3. A transactor name for virtual connections to AMBA bus level transactors can be configured by the property **SYStem.CONFIG.\*APn.XtorName <name>**. A JTAG or SWD transactor must be configured for virtual connections to use the property “Port” or “Base” (with “DP:” access) in case XtorName remains empty.

### Example 1: SoC-400



## Example 2: SoC-600



**AHBAPn.HPROT** [<value> | <name>]  
**SYSystem.Option.AHBH-PROT** [<value> | <name>]  
(deprecated)

Default: 0.  
Selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AHB Access Port, when using the AHB: memory class.

**AXIAPn.HPROT** [<value> | <name>]  
**SYSystem.Option.AXIHPROT** [<value> | <name>]  
(deprecated)

Default: 0.  
This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AXI Access Port, when using the AXI: memory class.

**MEMORYAPn.HPROT**  
[<value> | <name>]

Default: 0.  
This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight Memory Access Port, when using the E: memory class.

<b>AXIAPn.ACCEnable [ON   OFF]</b> SYStem.Option.AXIACEEnable [ON   OFF] (deprecated)	Default: OFF. Enables ACE transactions on the AXI-AP, including barriers. This does only work if the debug logic of the target CPU implements coherent accesses. Otherwise this option will be without effect.
<b>AXIAPn.CacheFlags</b> <value> SYStem.Option.AXICACHEFLAGS <value> (deprecated)	Default: DeviceSYStem (=0x30: Domain=0x3, Cache=0x0). This option configures the value used for the Cache and Domain bits in the Control Status Word (CSW[27:24]->Cache, CSW[14:13]->Domain) of an Access Port, when using the AXI: memory class.

The below offered selection options are all non-bufferable. Alternatively you can enter a <value>, where value[5:4] determines the Domain bits and value[3:0] the Cache bits.

<name>	Description
<b>DeviceSYStem</b>	=0x30: Domain=0x3, Cache=0x0
<b>NonCacheableSYStem</b>	=0x32: Domain=0x3, Cache=0x2
<b>ReadAllocateNonShareable</b>	=0x06: Domain=0x0, Cache=0x6
<b>ReadAllocateInnerShareable</b>	=0x16: Domain=0x1, Cache=0x6
<b>ReadAllocateOuterShareable</b>	=0x26: Domain=0x2, Cache=0x6
<b>WriteAllocateNonShareable</b>	=0x0A: Domain=0x0, Cache=0xA
<b>WriteAllocateInnerShareable</b>	=0x1A: Domain=0x1, Cache=0xA
<b>WriteAllocateOuterShareable</b>	=0x2A: Domain=0x2, Cache=0xA
<b>ReadWriteAllocateNonShareable</b>	=0x0E: Domain=0x0, Cache=0xE
<b>ReadWriteAllocateInnerShareable</b>	=0x1E: Domain=0x1, Cache=0xE
<b>ReadWriteAllocateOuterShareable</b>	=0x2E: Domain=0x2, Cache=0xE

<b>AHBAPn.XtorName</b> <i>&lt;name&gt;</i>	AHB bus transactor name that shall be used for “AHBn:” access class.
<b>APBAPn.XtorName</b> <i>&lt;name&gt;</i>	APB bus transactor name that shall be used for “APBn:” access class.
<b>AXIAPn.XtorName</b> <i>&lt;name&gt;</i>	AXI bus transactor name that shall be used for “AXIn:” access class.
<b>DEBUGAPn.XtorName</b> <i>&lt;name&gt;</i>	APB bus transactor name identifying the bus where the debug register can be found. Used for “DAP:” access class.
<b>MEMORYAPn.XtorName</b> <i>&lt;name&gt;</i>	AHB bus transactor name identifying the bus where system memory can be accessed even during runtime. Used for “E:” access class while running, assuming “ <b>SYStem.MemAccess DAP</b> ”.
<b>... .RESet</b>	Undo the configuration for this access port. This does not cause a physical reset for the access port on the chip.
<b>... .view</b>	Opens a window showing the current configuration of the access port.

<b>AHBAPn.Port</b> <port> <b>AHBACCESSPORT</b> <port> (deprecated)	Access Port Number (0-255) of a SoC-400 system which shall be used for “AHBn:” access class. Default: <port>=0.
<b>APBAPn.Port</b> <port> <b>APBACCESSPORT</b> <port> (deprecated)	Access Port Number (0-255) of a SoC-400 system which shall be used for “APBn:” access class. Default: <port>=1.
<b>AXIAPn.Port</b> <port> <b>AXIACCESSPORT</b> <port> (deprecated)	Access Port Number (0-255) of a SoC-400 system which shall be used for “AXIn:” access class. Default: port not available.
<b>DEBUGAPn.Port</b> <port> <b>DEBUGACCESSPORT</b> <port> (deprecated)	AP access port number (0-255) of a SoC-400 system where the debug register can be found (typically on APB). Used for “DAP:” access class. Default: <port>=1.
<b>JTAGAPn.CorePort</b> <port> <b>COREJTAGPORT</b> <port> (deprecated)	JTAG-AP port number (0-7) connected to the core which shall be debugged.
<b>JTAGAPn.Port</b> <port> <b>JTAGACCESSPORT</b> <port> (deprecated)	Access port number (0-255) of a SoC-400 system of the JTAG Access Port.
<b>MEMORYAPn.Port</b> <port> <b>MEMORYACCESSPORT</b> <port> (deprecated)	AP access port number (0-255) of a SoC-400 system where system memory can be accessed even during runtime (typically an AHB). Used for “E:” access class while running, assuming “ <b>SYStem.MemAccess DAP</b> ”. Default: <port>=0.

**AHBAPn.Base <address>**

This command informs the debugger about the start address of the register block of the “AHBAPn:” access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.

**Example:** SYStem.CONFIG.AHBAP1.Base DP:0x80002000

Meaning: The control register block of the AHB access ports starts at address 0x80002000.

**APBAPn.Base <address>**

This command informs the debugger about the start address of the register block of the “APBAPn:” access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.

**Example:** SYStem.CONFIG.APBAP1.Base DP:0x80003000

Meaning: The control register block of the APB access ports starts at address 0x80003000.

**AXIAPn.Base <address>**

This command informs the debugger about the start address of the register block of the “AXIAPn:” access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.

**Example:** SYStem.CONFIG.AXIAP1.Base DP:0x80004000

Meaning: The control register block of the AXI access ports starts at address 0x80004000.

**JTAGAPn.Base <address>**




This command informs the debugger about the start address of the register block of the “JTAGAPn:” access port. And this way it notifies the existence of the access port. An access port typically provides a control register block which needs to be accessed by the debugger to read/write from/to the bus connected to the access port.

**Example:** SYStem.CONFIG.JTAGAP1.Base DP:0x80005000

Meaning: The control register block of the JTAG access ports starts at address 0x80005000.

## <parameters> describing debug and trace “Components”

On the **Components** tab in the **SYStem.CONFIG.state** window, you can comfortably add the debug and trace components your chip includes and which you intend to use with the debugger's help.



Each configuration can be done by a command in a script file as well. Then you do not need to enter everything again on the next debug session. If you press the button with the three dots you get the corresponding command in the command line where you can view and maybe copy it into a script file.




You can have several of the following components: CMI, ETB, ETF, ETR, FUNNEL, STM.


**Example:** FUNNEL1, FUNNEL2, FUNNEL3,...

The <address> parameter can be just an address (e.g. 0x80001000) or you can add the access class in front (e.g. AHB:0x80001000). Without access class it gets the command specific default access class which is "EDAP." in most cases.

**Example:**



```
SYStem.CONFIG.COREDEBUG.Base 0x80010000 0x80012000
SYStem.CONFIG.BMC.Base 0x80011000 0x80013000
SYStem.CONFIG.ETM.Base 0x8001c000 0x8001d000
SYStem.CONFIG.STM1.Base EAHB:0x20008000
SYStem.CONFIG.STM1.Type ARM
SYStem.CONFIG.STM1.Mode STPv2
SYStem.CONFIG.FUNNEL1.Base 0x80004000
SYStem.CONFIG.FUNNEL2.Base 0x80005000
SYStem.CONFIG.TPIU.Base 0x80003000
SYStem.CONFIG.FUNNEL1.ATBSource ETM.0 0 ETM.1 1
SYStem.CONFIG.FUNNEL2.ATBSource FUNNEL1 0 STM1 7
SYStem.CONFIG.TPIU.ATBSource FUNNEL2
```



... .ATBSource <source>

Specify for components collecting trace information from where the trace data are coming from. This way you inform the debugger about the interconnection of different trace components on a common trace bus.

You need to specify the "... .Base <address>" or other attributes that define the amount of existing peripheral modules before you can describe the interconnection by "... .ATBSource <source>".

A CoreSight trace FUNNEL has eight input ports (port 0-7) to combine the data of various trace sources to a common trace stream. Therefore you can enter instead of a single source a list of sources and input port numbers.

#### Example:

SYStem.CONFIG FUNNEL.ATBSource ETM 0 HTM 1 STM 7

Meaning: The funnel gets trace data from ETM on port 0, from HTM on port 1 and from STM on port 7.

In an SMP (Symmetric MultiProcessing) debug session where you used a list of base addresses to specify one component per core you need to indicate which component in the list is meant:

**Example:** Four cores with ETM modules.

SYStem.CONFIG ETM.Base 0x1000 0x2000 0x3000 0x4000

SYStem.CONFIG FUNNEL1.ATBSource ETM.0 0 ETM.1 1

ETM.2 2 ETM.3 3

"...2" of "ETM.2" indicates it is the third ETM module which has the base address 0x3000. The indices of a list are 0, 1, 2, 3,...

If the numbering is accelerating, starting from 0, without gaps,

like the example above then you can shorten it to

SYStem.CONFIG FUNNEL1.ATBSource ETM

**Example:** Four cores, each having an ETM module and an ETB module.

SYStem.CONFIG ETM.Base 0x1000 0x2000 0x3000 0x4000

SYStem.CONFIG ETB.Base 0x5000 0x6000 0x7000 0x8000

SYStem.CONFIG ETB.ATBSource ETM.2 2

The third "ETM.2" module is connected to the third ETB. The last "2" in the command above is the index for the ETB. It is not a port number which exists only for FUNNELs.

For a list of possible components including a short description see [Components and Available Commands](#).

**... .BASE <address>**

This command informs the debugger about the start address of the register block of the component. And this way it notifies the existence of the component. An on-chip debug and trace component typically provides a control register block which needs to be accessed by the debugger to control this component.

**Example:** SYStem.CONFIG ETMBASE APB:0x8011c000

Meaning: The control register block of the Embedded Trace Macrocell (ETM) starts at address 0x8011c000 and is accessible via APB bus.

In an SMP (Symmetric MultiProcessing) debug session you can enter for the components BMC, COREBEBUG, CTI, ETB, ETF, ETM, ETR a list of base addresses to specify one component per core.

**Example assuming four cores:** SYStem.CONFIG

COREDEBUG.Base 0x80001000 0x80003000 0x80005000

0x80007000

For a list of possible components including a short description see [Components and Available Commands](#).

## ... .Name

The name is a freely configurable identifier to describe how many instances exists in a target systems chip. TRACE32 PowerView GUI shares with other opened PowerView GUIs settings and the state of components identified by the same name and component type. Components using different names are not shared. Other attributes as the address or the type are used when no name is configured.

### **Example: Shared None-Programmable Funnel:**

PowerView1:

SYStem.CONFIG.FUNNEL.PROGramable OFF

SYStem.CONFIG.FUNNEL.Name "shared-funnel-1"

PowerView2:

SYStem.CONFIG.FUNNEL.PROGramable OFF

SYStem.CONFIG.FUNNEL.Name "shared-funnel-1"

SYStem.CONFIG.Core 2. 1. ; merge configuration to describe a target system with one chip containing a single none-programmable FUNNEL.

## ... .NoFlush [ON | OFF]

Deactivates an ETB flush request at the end of the trace recording. This is a workaround for a bug on a certain chip. You will loose trace data at the end of the recording. Don't use it if not needed. Default: OFF.

## ... .RESet

Undo the configuration for this component. This does not cause a physical reset for the component on the chip.

For a list of possible components including a short description see [Components and Available Commands](#).

## ... .view

Opens a window showing the current configuration of the component.

For a list of possible components including a short description see [Components and Available Commands](#).

## ... .TraceID <id>

Identifies from which component the trace packet is coming from. Components which produce trace information (trace sources) for a common trace stream have a selectable ".TraceID <id>".

If you miss this SYStem.CONFIG command for a certain trace source (e.g. ETM) then there is a dedicated command group for this component where you can select the ID (ETM.TraceID <id>).

The default setting is typically fine because the debugger uses different default trace IDs for different components.

For a list of possible components including a short description see [Components and Available Commands](#).

**CTI.Config** <type>

Informs about the interconnection of the core Cross Trigger Interfaces (CTI). Certain ways of interconnection are common and these are supported by the debugger e.g. to cause a synchronous halt of multiple cores.

**NONE**: The CTI is not used by the debugger.

**ARMV1**: This mode is used for ARM7/9/11 cores which support synchronous halt, only.

**ARMPostInit**: Like ARMV1 but the CTI connection differs from the ARM recommendation.

**OMAP3**: This mode is not yet used.

**TMS570**: Used for a certain CTI connection used on a TMS570 derivative.

**CortexV1**: The CTI will be configured for synchronous start and stop via CTI. It assumes the connection of DBGRQ, DBGACK, DBGRESTART signals to CTI are done as recommended by ARM. The CTIBASE must be notified. "CortexV1" is the default value if a Cortex-A/R core is selected and the CTIBASE is notified.

**QV1**: This mode is not yet used.

**ARMV8V1**: Channel 0 and 1 of the CTM are used to distribute start/stop events from and to the CTIs. ARMv8 only.

**ARMV8V2**: Channel 2 and 3 of the CTM are used to distribute start/stop events from and to the CTIs. ARMv8 only.

**ARMV8V3**: Channel 0, 1 and 2 of the CTM are used to distribute start/stop events. Implemented on request. ARMv8 only.

**ETB.Size** <size>

Specifies the size of the Embedded Trace Buffer. The ETB size can normally be read out by the debugger. Therefore this command is only needed if this can not be done for any reason.

**ETB.StackMode** [**NotAvailable** | **TRGETM** | **FULLTIDRM** | **NOTSET** | **FULLSTOP** | **FULLCTI**]

Specifies the which method is used to implement the Stack mode of the on-chip trace.

**NotAvailable**: stack mode is not available for this on-chip trace.  
**TRGETM**: the trigger delay counter of the onchip-trace is used. It starts by a trigger signal that must be provided by a trace source. Usually those events are routed through one or more CTIs to the on-chip trace.

**FULLTIDRM**: trigger mechanism for TI devices.

**NOTSET**: the method is derived by other GUIs or hardware detection.

**FULLSTOP**: on-chip trace stack mode by implementation.

**FULLCTI**: on-chip trace provides a trigger signal that is routed back to on-chip trace over a CTI.

**FUNNEL.Name** <string>

It is possible that different funnels have the same address for their control register block. This assumes they are on different buses and for different cores. In this case it is needed to give the funnel different names to differentiate them.

**FUNNEL.PROGrammable  
[ON | OFF]**

Default is ON. If set to ON the peripheral is controlled by TRACE32 in order to route ATB trace data through the ATB bus network. If PROGrammable is configured to value OFF then TRACE32 will not access the FUNNEL registers and the base address doesn't need to be configured. This can be useful for FUNNELs that don't have registers or when those registers are read-only. TRACE32 need still be aware of the connected ATB trace sources and sink in order to know the ATB topology. To build a complete topology across multiple instances of PowerView the property Name should be set at all instances to a chip wide unique identifier.

**OCP.Type <type>**

Specifies the type of the OCP module. The <type> is just a number which you need to figure out in the chip documentation.

**RTP.PerBase <address>**

PERBASE specifies the base address of the core peripheral registers which accesses shall be traced. PERBASE is needed for the RAM Trace Port (RTP) which is available on some derivatives from Texas Instruments. The trace packages include only relative addresses to PERBASE and RAMBASE.

**RTP.RamBase <address>**

RAMBASE is the start address of RAM which accesses shall be traced. RAMBASE is needed for the RAM Trace Port (RTP) which is available on some derivatives from Texas Instruments. The trace packages include only relative addresses to PERBASE and RAMBASE.

**STM.Mode [NONE | XTIv2 | SDTI | STP | STP64 | STPv2]**

Selects the protocol type used by the System Trace Module (STM).

**STM.Type [None | Generic | ARM | SDTI | TI]**

Selects the type of the System Trace Module (STM). Some types allow to work with different protocols (see STM.Mode).

**TPIU.Type [CoreSight | Generic]**

Selects the type of the Trace Port Interface Unit (TPIU).

CoreSight: Default. CoreSight TPIU. TPIU control register located at TPIU.Base <address> will be handled by the debugger.

Generic: Proprietary TPIU. TPIU control register will not be handled by the debugger.

---

**Components and Available Commands**

See the description of the commands above. Please note that there is a common description for ... .ATBSource, ... .Base, , ... .RESet, ... .TracID.

**ADTF.Base <address>****ADTF.RESet****ADTF.Type [None | ADTF | ADTF2 | GEM]**

AMBA trace bus DSP Trace Formatter (ADTF) - Texas Instruments  
Module of a TMS320C5x or TMS320C6x core converting program and data trace information in ARM CoreSight compliant format.

**CMI.Base** <address>

**CMI.RESet**

**CMI.TraceID** <id>

Clock Management Instrumentation (CMI) - Texas Instruments

Trace source delivering information about clock status and events to a system trace module.

**DRM.Base** <address>

**DRM.RESet**

Debug Resource Manager (DRM) - Texas Instruments

It will be used to prepare chip pins for trace output.

**EPM.Base** <address>

**EPM.RESet**

Emulation Pin Manager (EPM) - Texas Instruments

It will be used to prepare chip pins for trace output.

**ETB.ATBSource** <sourcelist>

**ETB.Base** <address>

**ETB.RESet**

**ETB.Size** <size>

Embedded Trace Buffer (ETB) - ARM CoreSight module

Enables trace to be stored in a dedicated SRAM. The trace data will be read out through the debug port after the capturing has finished.

**FUNNEL.ATBSource** <sourcelist>

**FUNNEL.Base** <address>

**FUNNEL.Name** <string>

**FUNNEL.PROGrammable** [ON | OFF]

**FUNNEL.RESet**

CoreSight Trace Funnel (CSTF) - ARM CoreSight module

Combines multiple trace sources onto a single trace bus (ATB = AMBA Trace Bus).

**REP.ATBSource** <sourcelist>

**REP.Base** <address>

**REP.Name** <string>

**REP.RESet**

CoreSight Replicator - ARM CoreSight module

This command group is used to configure ARM Coresight Replicators with programming interface. After the Replicator(s) have been defined by the base address and optional names the ATB sources REPlicatorA and REPlicatorB can be used from other ATB sinks to connect to output A or B to the Replicator.

**OCP.Base** <address>

**OCP.RESet**

**OCP.TraceID** <id>

**OCP.Type** <type>

Open Core Protocol watchpoint unit (OCP) - Texas Instruments

Trace source module delivering bus trace information to a system trace module.

**PMI.Base** <address>

**PMI.RESet**

**PMI.TracelD** <id>

Power Management Instrumentation (PMI) - Texas Instruments

Trace source reporting power management events to a system trace module.

**SC.Base** <address>

**SC.RESet**

**SC.TracelD** <id>

Statistic Collector (SC) - Texas Instruments

Trace source delivering statistic data about bus traffic to a system trace module.

**STM.Base** <address>

**STM.Mode** [NONE | XTIv2 | SDTI | STP | STP64 | STPv2]

**STM.RESet**

**STM.Type** [None | Generic | ARM | SDTI | TI]

System Trace Macrocell (STM) - MIPI, ARM CoreSight, others

Trace source delivering system trace information e.g. sent by software in printf() style.

**TPIU.ATBSource** <source>

**TPIU.Base** <address>

**TPIU.RESet**

**TPIU.Type** [CoreSight | Generic]

Trace Port Interface Unit (TPIU) - ARM CoreSight module

Trace sink sending the trace off-chip on a parallel trace port (chip pins).

In the last years the chips and its debug and trace architecture became much more complex. Especially the CoreSight trace components and their interconnection on a common trace bus required a reform of our commands. The new commands can deal even with complex structures.

... **BASE** <address>

This command informs the debugger about the start address of the register block of the component. And this way it notifies the existence of the component. An on-chip debug and trace component typically provides a control register block which needs to be accessed by the debugger to control this component.

**Example:** SYStem.CONFIG ETMBASE APB:0x8011c000

Meaning: The control register block of the Embedded Trace Macrocell (ETM) starts at address 0x8011c000 and is accessible via APB bus.

In an SMP (Symmetric MultiProcessing) debug session you can enter for the components BMC, CORE, CTI, ETB, ETF, ETM, ETR a list of base addresses to specify one component per core.

Example assuming four cores: “SYStem.CONFIG COREBASE 0x80001000 0x80003000 0x80005000 0x80007000”.

**COREBASE** (old syntax: **DEBUGBASE**): Some cores e.g. Cortex-A or Cortex-R do not have a fix location for their debug register which are used for example to halt and start the core. In this case it is essential to specify its location before you can connect by e.g. **SYStem.Up**.

**PERBASE** and **RAMBASE** are needed for the RAM Trace Port (RTP) which is available on some derivatives from Texas Instruments. **PERBASE** specifies the base address of the core peripheral registers which accesses shall be traced, **RAMBASE** is the start address of RAM which accesses shall be traced. The trace packages include only relative addresses to **PERBASE** and **RAMBASE**.

For a list of possible components including a short description see **Components and Available Commands**.

**... PORT <port>**

Informs the debugger about which trace source is connected to which input port of which funnel. A CoreSight trace funnel provides 8 input ports (port 0-7) to combine the data of various trace sources to a common trace stream.

**Example:** SYStem.CONFIG STMFUNNEL2PORT 3

Meaning: The System Trace Module (STM) is connected to input port #3 on FUNNEL2.

On an SMP debug session some of these commands can have a list of <port> parameter.

In case there are dedicated funnels for the ETB and the TPIU their base addresses are specified by ETBFUNNELBASE, TPIUFUNNELBASE respectively. And the funnel port number for the ETM are declared by ETMETBFUNNELPORT, ETMTPIUFUNNELPORT respectively.

TRACE... stands for the ADTF trace source module.

For a list of possible components including a short description see [Components and Available Commands](#).

**CTICONFIG <type>**

Informs about the interconnection of the core Cross Trigger Interfaces (CTI). Certain ways of interconnection are common and these are supported by the debugger e.g. to cause a synchronous halt of multiple cores.

NONE: The CTI is not used by the debugger.

ARMV1: This mode is used for ARM7/9/11 cores which support synchronous halt, only.

ARMPostInit: Like ARMV1 but the CTI connection differs from the ARM recommendation.

OMAP3: This mode is not yet used.

TMS570: Used for a certain CTI connection used on a TMS570 derivative.

CortexV1: The CTI will be configured for synchronous start and stop via CTI. It assumes the connection of DBGRQ, DBGACK, DBGRESTART signals to CTI are done as recommended by ARM. The CTIBASE must be notified. "CortexV1" is the default value if a Cortex-A/R core is selected and the CTIBASE is notified.

QV1: This mode is not yet used.

**TIOCPTYPE <type>**

Specifies the type of the OCP module from Texas Instruments (TI).

**view**

Opens a window showing most of the SYStem.CONFIG settings and allows to modify them.

In the following you find the list of deprecated commands which can still be used for compatibility reasons and the corresponding new command.

### **SYStem.CONFIG** <parameter>

<parameter>: (Deprecated)	<parameter>: (New)
<b>BMCBASE</b> <address>	<b>BMC.Base</b> <address>
<b>BYPASS</b> <seq>	<b>CHIPIRPRE</b> <bits> <b>CHIPIRLENGTH</b> <bits> <b>CHIPIRPATTERN.Alternate</b> <pattern>
<b>COREBASE</b> <address>	<b>COREDEBUG.Base</b> <address>
<b>CTIBASE</b> <address>	<b>CTI.Base</b> <address>
<b>DEBUGBASE</b> <address>	<b>COREDEBUG.Base</b> <address>
<b>DTMCONFIG</b> [ON   OFF]	<b>DTM.Type.Generic</b>
<b>DTMETBFUNNELPORT</b> <port>	<b>FUNNEL4.ATBSource DTM</b> <port> (1)
<b>DTMFUNNEL2PORT</b> <port>	<b>FUNNEL2.ATBSource DTM</b> <port> (1)
<b>DTMFUNNELPORT</b> <port>	<b>FUNNEL1.ATBSource DTM</b> <port> (1)
<b>DTMTPIUFUNNELPORT</b> <port>	<b>FUNNEL3.ATBSource DTM</b> <port> (1)
<b>DWTBASE</b> <address>	<b>DWT.Base</b> <address>
<b>ETB2AXIBASE</b> <address>	<b>ETB2AXI.Base</b> <address>
<b>ETBBASE</b> <address>	<b>ETB1.Base</b> <address>
<b>ETBFUNNELBASE</b> <address>	<b>FUNNEL4.Base</b> <address>
<b>ETFBASE</b> <address>	<b>ETF1.Base</b> <address>
<b>ETMBASE</b> <address>	<b>ETM.Base</b> <address>
<b>ETMETBFUNNELPORT</b> <port>	<b>FUNNEL4.ATBSource ETM</b> <port> (1)
<b>ETMFUNNEL2PORT</b> <port>	<b>FUNNEL2.ATBSource ETM</b> <port> (1)
<b>ETMFUNNELPORT</b> <port>	<b>FUNNEL1.ATBSource ETM</b> <port> (1)
<b>ETMTPIUFUNNELPORT</b> <port>	<b>FUNNEL3.ATBSource ETM</b> <port> (1)
<b>FILLDRZERO</b> [ON   OFF]	<b>CHIPDRPRE</b> 0 <b>CHIPDRPOST</b> 0 <b>CHIPDRLENGTH</b> <bits_of_complete_dr_path> <b>CHIPDRPATTERN.Alternate</b> 0
<b>FUNNEL2BASE</b> <address>	<b>FUNNEL2.Base</b> <address>
<b>FUNNELBASE</b> <address>	<b>FUNNEL1.Base</b> <address>
<b>HSMBASE</b> <address>	<b>HSM.Base</b> <address>

**HTMBASE** <address>  
**HTMETBFUNNELPORT** <port>  
**HTMFUNNEL2PORT** <port>  
**HTMFUNNELPORT** <port>  
**HTMTPIUFUNNELPORT** <port>  
**ITMBASE** <address>  
**ITMETBFUNNELPORT** <port>  
**ITMFUNNEL2PORT** <port>  
**ITMFUNNELPORT** <port>  
**ITMTPIUFUNNELPORT** <port>  
**PERBASE** <address>  
**RAMBASE** <address>  
**RTPBASE** <address>  
**SDTIBASE** <address>  
  
**STMBASE** <address>  
  
**STMETBFUNNELPORT** <port>  
**STMFUNNEL2PORT** <port>  
**STMFUNNELPORT** <port>  
**STMTPIUFUNNELPORT** <port>  
**TIADTFBASE** <address>  
**TIDRMBASE** <address>  
**TIEPMBASE** <address>  
**TIICEBASE** <address>  
**TIOPCPBASE** <address>  
**TIOCPTYPE** <type>  
**TIPMIBASE** <address>  
**TISCBASE** <address>  
**TISTMBASE** <address>  
  
**TPIUBASE** <address>  
**TPIUFUNNELBASE** <address>  
**TRACEETBFUNNELPORT** <port>

**HTM.Base** <address>  
**FUNNEL4.ATBSource** HTM <port> (1)  
**FUNNEL2.ATBSource** HTM <port> (1)  
**FUNNEL1.ATBSource** HTM <port> (1)  
**FUNNEL3.ATBSource** HTM <port> (1)  
**ITM.Base** <address>  
**FUNNEL4.ATBSource** ITM <port> (1)  
**FUNNEL2.ATBSource** ITM <port> (1)  
**FUNNEL1.ATBSource** ITM <port> (1)  
**FUNNEL3.ATBSource** ITM <port> (1)  
**RTP.PerBase** <address>  
**RTP.RamBase** <address>  
**RTP.Base** <address>  
**STM1.Base** <address>  
**STM1.Mode** SDTI  
**STM1.Type** SDTI  
  
**STM1.Base** <address>  
**STM1.Mode** STPV2  
**STM1.Type** ARM  
  
**FUNNEL4.ATBSource** STM1 <port> (1)  
**FUNNEL2.ATBSource** STM1 <port> (1)  
**FUNNEL1.ATBSource** STM1 <port> (1)  
**FUNNEL3.ATBSource** STM1 <port> (1)  
**ADTF.Base** <address>  
**DRM.Base** <address>  
**EPM.Base** <address>  
**ICE.Base** <address>  
**OCP.Base** <address>  
**OCP.Type** <type>  
**PMI.Base** <address>  
**SC.Base** <address>  
  
**STM1.Base** <address>  
**STM1.Mode** STP  
**STM1.Type** TI  
  
**TPIU.Base** <address>  
**FUNNEL3.Base** <address>  
**FUNNEL4.ATBSource** ADTF <port> (1)

**TRACEFUNNELPORT** <port>  
**TRACETPIUFUNNELPORT** <port>  
**view**

**FUNNEL1.ATBSource ADTF** <port> (1)  
**FUNNEL3.ATBSource ADTF** <port> (1)  
**state**

(1) Further "<component>.ATBSource <source>" commands might be needed to describe the full trace data path from trace source to trace sink.

## **SYStem.CONFIG.ERAD**

---

Embedded real-time analysis and diagnostic

module

Format: **SYStem.CONFIG.ERAD.<sub\_cmd>** ...

<sub\_cmd>: **Base** <base\_address>  
**RESet**  
**view**

**Base** Defines the base address of the ERAD module.  
**RESet** Resets ERAD settings.  
**view** Displays ERAD settings.

## **SYStem.CPU**

---

Select the used CPU

Format: **SYStem.CPU** <cpu>

<cpu>: **C280X** | **C2808** | ...

Default selection: C280X.

Selects the processor type.

Format: **SYStem.JtagClock** [*frequency*] | **CRTCK** | **RTCK** | **RTCK** *frequency*] | **ARTCK** *frequency*]  
**SYStem.BdmClock** (deprecated)

*frequency*: 10000. ... 40000000.

Default frequency: 10 MHz.

Selects the JTAG port frequency (TCK) used by the debugger to communicate with the processor. The frequency affects e.g. the download speed. It could be required to reduce the JTAG frequency if there are buffers, additional loads or high capacities on the JTAG lines or if VTREF is very low. A very high frequency will not work on all systems and will result in an erroneous data transfer. Therefore we recommend to use the default setting if possible.

*frequency* The debugger cannot select all frequencies accurately. It chooses the next possible frequency and displays the real value in the **SYStem.state** window. Besides a decimal number like "100000." short forms like "10kHz" or "15MHz" can also be used. The short forms imply a decimal value, although no "." is used.

**CTCK** With this option higher JTAG speeds can be reached. The TDO signal will be sampled by a signal which derives from TCK, but which is timely compensated regarding the debugger-internal driver propagation delays (Compensation by TCK). This feature can be used with a debug cable versions 3b or newer. If it is selected, although the debug cable is not suitable, a fix JTAG clock will be selected instead (minimum of 10 MHz and selected clock).

SYStem.JtagClock CTCK 10MHz

**CRTCK** With this option higher JTAG speeds can be reached. The TDO signal will be sampled by the RTCK signal. This compensates the debugger-internal driver propagation delays, the delays on the cable and on the target (Compensation by RTCK). This feature requires that the target provides an RTCK signal. In contrast to the **RTCK** option, the TCK is always output with the selected, fixed frequency.

SYStem.JtagClock CRTCK

## RTCK

The JTAG clock is controlled by the RTCK signal (Returned TCK).

On some processor derivatives including an ARM core (e.g. OMAP) there is the need to synchronize the processor clock and the JTAG clock. In this case RTCK shall be selected. Synchronization is maintained, because the debugger does not progress to the next TCK edge until after an RTCK edge is received.

When RTCK is selected, the maximum reachable frequency is limited to 10 MHz. This limit can be changed by adding the frequency parameter. A limitation is required that the JTAG clock speed cannot become higher than the physical interface can manage.

```
SYStem.JtagClock RTCK 20MHz
```

## ARTCK

Accelerated method to control the JTAG clock by the RTCK signal (Accelerated Returned TCK). RTCK mode allows theoretical frequencies up to 1/6 of the processor clock. For designs using a very low processor clock we offer a different mode (ARTCK) which does not work as recommended by ARM and might not work on all target systems. In ARTCK mode the debugger uses a fixed JTAG frequency for TCK, independent of the RTCK signal. This frequency must be specified by the user and has to be below 1/2 of the processor clock speed. The signal RTCK clocks TDI and TMS and controls the sampling of TDO.

## SYStem.LOCK

Tristate the JTAG port

Format:	<b>SYStem.LOCK [ON   OFF]</b>
---------	-------------------------------

Default: OFF.

If the system is locked, no access to the JTAG port will be performed by the debugger. While locked the JTAG connector of the debugger is tristated. The intention of the **SYStem.LOCK** command is, for example, to give JTAG access to another tool. The process can also be automated, see **SYStem.CONFIG TriState**.

It must be ensured that the state of the TI DSP core JTAG state machine remains unchanged while the system is locked. To ensure correct hand-over, the options **SYStem.CONFIG TAPState** and **SYStem.CONFIG TCKLevel** must be set properly. They define the TAP state and TCK level which is selected when the debugger switches to tristate mode. Please note: nTRST must have a pull-up resistor on the target.

Format: **SYStem.MemAccess StopAndGo | Enable | Denied**  
**SYStem.ACCESS (deprecated)**

<b>StopAndGo</b>	Temporarily halts the core(s) to perform the memory access. Each stop takes some time depending on the speed of the JTAG port, the number of the assigned cores, and the operations that should be performed.
<b>Enable</b> <b>CPU (deprecated)</b>	Used to activate the memory access while the CPU is running on the TRACE32 Instruction Set Simulator and on debuggers which do not have a fixed name for the memory access method.
<b>Denied</b> (default)	Memory access during program execution to target is disabled.

Format: **SYStem.Mode <mode>**  
**SYStem.Attach (alias for SYStem.Mode Attach)**  
**SYStem.Down (alias for SYStem.Mode Down)**  
**SYStem.Up (alias for SYStem.Mode Up)**

<mode>: **Attach**  
**Down**  
**Go**  
**NoDebug**  
**Up**

<b>Attach</b>	The connection to the DSP is established without resetting the DSP.
<b>Down</b>	(default) Disables the debugger. The state of the DSP remains unchanged. The JTAG port is tristated.
<b>Go</b>	Resets the target and enables the debugger and start the program execution. Program execution can be stopped by the break command or external trigger.
<b>NoDebug</b>	Resets the target with debug mode disabled. In this mode no debugging is possible. The CPU state keeps in the state of NoDebug.

**StandBy**

You need to be in DOWN state when switching to this mode. It resets and starts the program when power is detected. Halt the program execution and set all the breakpoints and trace conditions you need, then re-start the program. Now you can even debug a power cycle, because debug register (breakpoints and trace control) will be restored on power up. This mode is available on ARM7, ARM9 and ARM11 family.

**Up**

Resets the DSP and establishes the connection. After the execution of this command the DSP is stopped and all register are set to the default level.

**SYSystem.Option.AHBHPROT**

Select AHB-AP HPROT bits

Format:

**SYSystem.Option.AHBHPROT <value>** (deprecated)

Use **SYSystem.CONFIG.AHBAPn.HPROT** instead.

Default: 0

Selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AHB Access Port, when using the AHB: memory class.

**SYSystem.Option.AXIACEEnable**

ACE enable flag of the AXI-AP

Format:

**SYSystem.Option.AXIACEEnable [ON | OFF]** (deprecated)

Use **SYSystem.CONFIG.AXIAPn.ACEEnable** instead.

Default: OFF.

Enables ACE transactions on the DAP AXI-AP, including barriers. This does only work if the debug logic of the target CPU implements coherent AXI accesses. Otherwise this option will be without effect.

Format: **SYStem.Option.AXICACHEFLAGS <value>** (deprecated)  
Use **SYStem.CONFIG.AXIAPn.CacheFlags** instead.

Default: DeviceSYStem (=0x30: Domain=0x3, Cache=0x0).

This option configures the value used for the Cache and Domain bits in the Control Status Word (CSW[27:24]->Cache, CSW[14:13]->Domain) of an AXI Access Port of a DAP, when using the AXI: memory class.

## **SYStem.Option.AXIHPROT**

## Select AXI-AP HPROT bits

Format: **SYStem.Option.AXIHPROT <value>** (deprecated)  
Use **SYStem.CONFIG.AXIAPn.HPROT** instead.

Default: 0

This option selects the value used for the HPROT bits in the Control Status Word (CSW) of a CoreSight AXI Access Port, when using the AXI: memory class.

Format: **SYStem.Option.DAPDBGWRUPREQ [ON | AlwaysON | OFF]**

Default: ON.

This option controls the DBGPWRUPREQ bit of the CTRL/STAT register of the Debug Access Port (DAP) before and after the debug session. Debug power will always be requested by the debugger on a debug session start because debug power is mandatory for debugger operation.

**ON**

Debug power is requested by the debugger on a debug session start, and the control bit is set to 1.  
The debug power is released at the end of the debug session, and the control bit is set to 0.

**AlwaysON**

Debug power is requested by the debugger on a debug session start, and the control bit is set to 1.  
The debug power is **not** released at the end of the debug session, and the control bit is set to 0.

**OFF**

Only for test purposes: Debug power is **not** requested and **not** checked by the debugger. The control bit is set to 0.

**Use case:**

Imagine an AMP session consisting of at least of two TRACE32 PowerView GUIs, where one GUI is the master and all other GUIs are slaves. If the master GUI is closed first, it releases the debug power. As a result, a debug port fail error may be displayed in the remaining slave GUIs because they cannot access the debug interface anymore.

To keep the debug interface active, it is recommended that **SYStem.Option.DAPDBGWRUPREQ** is set to **AlwaysON**.

Format: **SYStem.Option.DAPNOIRCHECK [ON | OFF]**

Default: OFF.

Bug fix for derivatives which do not return the correct pattern on a DAP (Arm CoreSight Debug Access Port) instruction register (IR) scan. When activated, the returned pattern will not be checked by the debugger.

Format:	<b>SYStem.Option.DAPREMAP {&lt;address_range&gt; &lt;address&gt;}</b>
---------	---

The Debug Access Port (DAP) can be used for memory access during runtime. If the mapping on the DAP is different than the processor view, then this re-mapping command can be used

<b>NOTE:</b>	Up to 16 <address_range>/<address> pairs are possible. Each pair has to contain an address range followed by a single address.
--------------	--

## SYStem.Option.DAPSYSWRUPREQ

## Force system power in DAP

Format:	<b>SYStem.Option.DAPSYSWRUPREQ [AlwaysON   ON   OFF]</b>
---------	--

Default: ON.

This option controls the SYSPWRUPREQ bit of the CTRL/STAT register of the Debug Access Port (DAP) during and after the debug session

<b>AlwaysON</b>	System power is requested by the debugger on a debug session start, and the control bit is set to 1. The system power is <b>not</b> released at the end of the debug session, and the control bit remains at 1.
<b>ON</b>	System power is requested by the debugger on a debug session start, and the control bit is set to 1. The system power is released at the end of the debug session, and the control bit is set to 0.
<b>OFF</b>	System power is <b>not</b> requested by the debugger on a debug session start, and the control bit is set to 0.

Format:	<b>SYStem.Option.DEBUGPORTOptions</b> <option>
<option>:	<b>SWITCHTOSWD.</b> [ <b>TryAll</b>   <b>None</b>   <b>JtagToSwd</b>   <b>LuminaryJtagToSwd</b>   <b>DormantToSwd</b>   <b>JtagToDormantToSwd</b> ] <b>SWDTRSTKEEP.</b> [ <b>DEFault</b>   <b>LOW</b>   <b>HIGH</b> ]

Default: SWITCHTOSWD.TryAll, SWDTRSTKEEP.DEFault.

See Arm CoreSight manuals to understand the used terms and abbreviations and what is going on here.

**SWITCHTOSWD** tells the debugger what to do in order to switch the debug port to serial wire mode:

<b>TryAll</b>	Try all switching methods in the order they are listed below. This is the default. Normally it does not hurt to try improper switching sequences. Therefore this succeeds in most cases.
<b>None</b>	There is no switching sequence required. The SW-DP is ready after power-up. The debug port of this device can only be used as SW-DP.
<b>JtagToSwd</b>	Switching procedure as it is required on SWJ-DP without a dormant state. The device is in JTAG mode after power-up.
<b>LuminaryJtagToSwd</b>	Switching procedure as it is required on devices from LuminaryMicro. The device is in JTAG mode after power-up.
<b>DormantToSwd</b>	Switching procedure which is required if the device starts up in dormant state. The device has a dormant state but does not support JTAG.
<b>JtagToDormantToSwd</b>	Switching procedure as it is required on SWJ-DP with a dormant state. The device is in JTAG mode after power-up.

**SWDTRSTKEEP** tells the debugger what to do with the nTRST signal on the debug connector during serial wire operation. This signal is not required for the serial wire mode but might have effect on some target boards, so that it needs to have a certain signal level.

<b>DEFault</b>	Use nTRST the same way as in JTAG mode which is typically a low-pulse on debugger start-up followed by keeping it high.
<b>LOW</b>	Keep nTRST low during serial wire operation.
<b>HIGH</b>	Keep nTRST high during serial wire operation

Format: **SYStem.Option.EnReset [ON | OFF]**

Default: ON.

If this option is disabled the debugger will never drive the nRESET (nSRST) line on the JTAG connector. This is necessary if nRESET (nSRST) is no open collector or tristate signal.

From the view of the core, it is not necessary that nRESET (nSRST) becomes active at the start of a debug session ([SYStem.Up](#)), but there may be other logic on the target which requires a reset.

Format: **SYStem.Option.EnTRST [ON | OFF]**

Default: ON.

To set the debug interface in a defined state the TAP is reset by driving the TRST pin low and additionally holding TMS low for five 5 TCKs. By setting the EnTRST option to OFF only the TMS method is used. The reason for introducing this command was that in some target systems several chips were connected to the TRST line, which must not be reset together with the debug TAP.

Format: **SYStem.Option.ExecutionMode [StopMode | Real-Time]**

Default: StopMode.

The option controls the behavior of code execution and debug communication during debug events.

<b>StopMode</b>	The CPU can be halted at any point and only resumes execution after a <b>Go</b> command.
<b>Real-Time</b>	The CPU is not halted during real-time interrupts. If the CPU is in halted state and a real-time interrupt occurs, the CPU may leave the halted state to service the interrupt. The CPU then continues execution until all real-time interrupts have completed.

## **SYSystem.Option.IMASKASM**

Disable interrupts while single stepping

Format: **SYSystem.Option.IMASKASM [ON | OFF]**

Default: OFF.

If enabled, the interrupt mask bits of the CPU will be set during assembler single-step operations. The interrupt routine is not executed during single-step operations. After single step the interrupt mask bits are restored to the value before the step.

## **SYSystem.Option.IMASKHLL**

Disable interrupts while HLL single stepping

Format: **SYSystem.Option.IMASKHLL [ON | OFF]**

Default: OFF.

If enabled, the interrupt mask bits of the CPU will be set during HLL single-step operations. The interrupt routine is not executed during single-step operations. After single step the interrupt mask bits are restored to the value before the step.

## **SYSystem.Option.KEYCODE**

Define key code to unsecure processor

Format: **SYSystem.Option.KEYCODE <key>**

Default: 0, means no key required.

Some processors have a security feature and require a key to un-secure the processor in order to allow debugging. The processor will use the specified key on the next debugger start-up (e.g. **SYStem.Up**) and forgets it immediately. For the next start-up the key code must be specified again.

## **SYStem.Option.TargetServer**

Use target server from Texas Instruments

Format:	<b>SYStem.Option.TargetServer [ON   OFF]</b>
---------	--

This option can be used to force the debugger to use the target server from Texas Instruments for all activities. It avoids accelerated procedures and activates a more powerful error handling. This option should be used if the debugger shows any unstable behavior.

## **SYStem.RESetOut**

Reset target without reset of debug port

Format:	<b>SYStem.RESetOut</b>
---------	------------------------

If possible (nRESET is open collector), this command asserts the nRESET line on the debug connector. This will reset the target including the CPU but not the debug port. The function only works when the system is in **SYStem.Mode.Up**.

# TrOnchip Commands

---

## TrOnchip.state

Display on-chip trigger window

Format:	<b>TrOnchip.state</b>
---------	-----------------------

Opens the **TrOnchip.state** window.

## TrOnchip.RESet

Set on-chip trigger to default state

Format:	<b>TrOnchip.RESet</b>
---------	-----------------------

Sets the TrOnchip settings and trigger module to the default settings.

## ERAD

---

Embedded real-time analysis and diagnostic module

---

### ERAD.OFF

---

Turn ERAD features off

---

Format:	<b>ERAD.OFF</b>
---------	-----------------

Some TMS320F28xx devices include an “Embedded Real-time Analysis and Diagnostic” module. It provides 8 additional hardware breakpoints as well as benchmark counters (“[BMC](#)” (general\_ref\_b.pdf)).

If an application running on the device needs to access the ERAD module, the ERAD has to be turned off in TRACE32.

### ERAD.ON

---

Turn ERAD features on

---

Format:	<b>ERAD.ON</b>
---------	----------------

Turns on the ERAD module features on if they were turned off before (see [ERAD.OFF](#)).

Usually the ERAD is automatically turned on if available and does not need to be turned on manually.

## Mechanical Description of the 20-pin Debug Cable

---

This connector is defined by ARM. LAUTERBACH's debugger JTAG Debugger for ARM7 (LA-7746) and JTAG Debugger for ARM9 (LA-7742) and JTAG Debugger for TMS320 are supplied with this connector:

Signal	Pin	Pin	Signal
VTREF	1	2	VSUPPLY(not used)
TRST-	3	4	GND
TDI	5	6	GND
TMS	7	8	GND
TCK	9	10	GND
RTCK	11	12	GND
TDO	13	14	GND
SRST-	15	16	GND
DBGREQ	17	18	GND
DBGACK	19	20	GND

This is a standard 20 pin double row connector (pin-to-pin spacing: 0.100 in.).

We strongly recommend to use a connector on your target with housing and having a center polarization (e.g. AMP: 2-827745-0). A connection the other way around indeed causes damage to the output driver of the debugger.

# Electrical Description of the 20-pin Debug Cable

---

- The input and output signals are connected to a supply translating transceiver (74ALVC164245). Therefore the ICD/AICD can work in an voltage range of (1.5 V) 1.8...3.3 V (3.6 V). Please note that a 5 V supply environment is not supported! This would cause damage on the ICD/AICD. Please contact us for alternate solutions if you need to work with 5 V.
- VTREF is used as a sense line for the target voltage. It is also used as supply voltage for the supply translating transceiver of the ICD/AICD interface to make an adaptation to the target voltage (1.5 V) 1.8... 3.3 V (3.6 V).
- nTRST, TDI, TMS, TCK are driven by the supply translating transceiver. In normal operation mode this driver is enabled, but it can be disabled to give another tool access to the JTAG port. In environments where multiple tools can access the JTAG port, it is absolutely required that there is a pull down resistor at TCK. This is to ensure that TCK is low during a handover between different tools.
- RTCK is the return test clock signal from the target JTAG port. This signal can be used to synchronize JTAG clock with the processor clock (see [SYStem.JtagClock](#)).
- TDO is an ICD/AICD input. It is connected to the supply translating transceiver.
- nSRST (=nRESET) is used by the debugger to reset the target CPU or to detect a reset on the target. It is driven by an open collector buffer. A 47k pull-up resistor is included in the ICD/AICD connector. The debugger will only assert a pulse on nSRST when the SYStem.UP, the SYStem.Mode Go or the SYStem.RESetOUT command is executed. If it is ensured that the DSP is able to enter debug mode every time (no hang-up condition), the nSRST line is optional.
- EDBGREQ is driven by the supply translating transceiver. This line is optional. It allows to halt the program execution by an external trigger signal.
- DBGACK is an ICD/AICD input. It is connected to the supply translating transceiver. A 47k pull-down resistor is included in the ICD/AICD connector. This line is optional. It allows exact runtime measurement and exact triggering of other devices on a program execution halt.
- N/C (= Vsupply) is not connected in the ICD/AICD. This pin is used by debuggers of other manufacturers for supply voltage input. The ICD/AICD is self-powered.

There is an additional plug in the connector on the debug cable to the debug interface. This signal is tristated if the JTAG connector is tristated by the debugger and it is pulled low otherwise. This signal is normally not required, but can be used to detect the tristate state if more than one debug tools are connected to the same JTAG port.

## FAQ

---

Please refer to <https://support.lauterbach.com/kb>.

# Operation Voltage

---

Adapter	OrderNo	Voltage Range
JTAG Debugger for C2000 DSP (ICD)	LA-7847	1.8 .. 3.6 V