


TRACE32 Concepts

TRACE32 Online Help

TRACE32 Directory

TRACE32 Index

TRACE32 Documents	
TRACE32 Concepts	1
History	5
Access Classes	6
Access Class Expansion	12
Address Spaces	13
Zones	13
Zone Spaces	14
MMU Space	15
Machine Spaces	16
Address Types	17
Absolute Physical Address	18
Guest Logical Address	18
Host Logical Address	19
Intermediate Address (synonym: guest physical address)	19
Logical Address (synonyms: virtual address, effective address)	19
Physical Address (synonym: real address)	20
Awareness	21
Hypervisor Awareness	21
OS Awareness	21
Build Path	22
Chip Timestamp	23
Common Address Range	23
Cycle-accurate Tracing	23
CombiProbe	24
Extension	24
Hypervisor	24
Machine ID	25
Machine	27
Guest Machine (synonym: virtual machine, VM)	27

Host Machine	27
Magic Number	28
Machine Magic Number	28
Space Magic Number	28
Task Magic Number	29
MCDS in Infineon TriCore AURIX MCUs	29
Memory Management Unit (MMU)	30
Multicore Debugging	30
Multiprocessor Debugging	30
Observability Gap	30
Order of Source Code Lines	31
OS-aware Debugging	33
OS (No Dynamic Memory Management)	33
AUTOSAR/OSEK Operating Systems	34
OS+MMU (Dynamic Memory Management)	34
OS-aware Tracing	35
Task Switch by Tracing Special Write Accesses	36
Task Switch by Tracing Task Switch Packets	39
Process	43
RTOS	43
Run-time Memory Access	44
Sample-based Profiling	52
Space ID	53
Spot Breakpoint	54
StopAndGo Mode	56
Symmetrical Multi-Processing (SMP)	57
Task	57
Thread	57
TRACE32 Virtual Memory	58
Trace Errors	61
TARGET FIFO OVERFLOW	61
FLOWERROR	62
Trace Sources	65
Tool Timestamp	66
VCPU	66

History

- 17-Oct-23 ['Observability Gap'](#), ['Spot Breakpoint'](#) added.
- 17-Oct-23 Screenshot for ['StopAndGo Mode'](#) was updated to show new display.
- 28-Aug-23 ['MCDS in Infineon TriCore AURIX MCUs'](#) added.

Access Classes

Access classes are used to specify how TRACE32 PowerView accesses memory, registers of peripheral modules, addressable core resources, coprocessor registers and the [TRACE32 Virtual Memory](#).

Addresses in TRACE32 PowerView consist of:

- An access class, which consists of one or more letters/numbers followed by a colon (:)
- A number that determines the actual address

Examples for access classes are:

- The program memory class
- The data memory class

Program Memory Classes

The most often used letter to identify the program memory class is **P**:

```
List P:0x4568                                ; display the source code starting
                                              ; at Program address 0x4568
```

There are other letters used by core architectures that provide more than one instruction set encoding. Here a few examples:

```
List R:0x456378                                ; R representing ARM instruction
                                              ; set encoding for the
                                              ; ARM architecture

List T:0x456378                                ; T representing THUMB instruction
                                              ; set encoding for the
                                              ; ARM architecture

List V:0x456378                                ; V representing VLE instruction
                                              ; set encoding for the
                                              ; Power Architecture
```

The available program memory classes are dependent on the processor architecture in use. Therefore refer to the **Access Class/Memory Class** section of your [Processor Architecture Manual](#) for more details.

Data Memory Classes

The letter **D:** is normally used to identify the data memory class.


```
Data.dump D:0x6770 ; display a hex dump starting at
                    ; Data address 0x6770
```

Other letters are used only in some rare cases.

```
Data.dump X:0x6770 ; use X-Bus to access data memory
                    ; MMDSP architecture
```

Access Classes and Commands

TRACE32 PowerView always displays the access class information in its display windows. **SD** stands for “Supervisor Data” in the example below.




If access classes are omitted from the command input the default access class for the command is used.

```
List 0x456378 ; the default access class for a
               ; source code listing is the
               ; program memory class

Data.dump 0x6770 ; the default access class for a
                 ; hex dump is the data memory
                 ; class
```

The addresses of debug symbols include the applicable access class.



```
Data.dump background           ; display a hex dump starting at
                                ; program address 0x1BD0

                                ; THUMB instruction set encoding
                                ; for the ARM architecture used
```

Some commands apply only to a specific access class.

```
Trace.STATistic.sYmbol        ; analyze the execution time in
                                ; different symbol regions
                                ;
                                ; this command uses only program
                                ; memory class symbols for its
                                ; analysis
```


Access Classes for Core Resources

Frequently used access classes for core resources are the cache access classes:

IC	Instruction Cache
DC	Data Cache
L2	Level 2 Cache
NC	No Cache (access with caching inhibited)
...	

```
Data.dump DC:0x6770           ; display a hex dump starting at
                               ; address 0x6770, get the
                               ; information from the Data Cache

Data.dump DC:flags            ; display a hex dump starting at
                               ; the address represented by the
                               ; debug symbol flags, get the
                               ; information from the Data Cache

Data.dump NC:0x6770           ; display a hex dump starting at
                               ; address 0x6770, get the
                               ; information from the physical
                               ; memory (No Cache)
```

The available access classes for core resources are highly dependent on the processor architecture in use. Therefore refer to the **Access Class/Memory Class** section of your [Processor Architecture Manual](#) for more details.

Access Classes for Coprocessor Registers

Some processor architectures use access classes to access the coprocessor registers.

```
PER.Set C15:0x1 %Long 0x2           ; example for the ARM architecture
                                     ; write 0x00000002 to
                                     ; Coprocessor 15 register 1

Data.dump CP0:0x25                   ; example for the MIPS architecture
                                     ; display the contents of
                                     ; register 5 of register set 1
                                     ; of Coprocessor 0

                                     ; register set start address is
                                     ; n * 0x20
```

The available access classes for coprocessor registers are highly dependent on the processor architecture in use. Therefore refer to the **Access Class/Memory Class** section of your [Processor Architecture Manual](#) for more details.

Access Class Attributes

Access class attributes are used to supply TRACE32 PowerView with more details on the access. Access class attributes have to be placed in front of the access class.

Examples:

E	Run-time access (non-intrusive if possible, otherwise intrusive)
A	Physical address (bypass MMU)
S	Supervisor memory (privileged access)
U	User memory (non-privileged access)
Z	Secure access (e.g. for ARM TrustZone)
N	Non-secure access (e.g. for ARM TrustZone)

```
Data.dump A:0x29876           ; display a hex dump starting at
                               ; physical address 0x29876

Data.dump AD:0x29876          ; same as previous

Data.dump ADC:0x29876         ; display a hex dump starting at
                               ; physical address 0x29876, get
                               ; the data from the data cache
```

The available access classes are highly dependent on the processor architecture in use. Therefore refer to the **Memory Class** section of your [Processor Architecture Manual](#) for more details.

Access Classes in TRACE32

There are two access classes specific for TRACE32.

- 1. VM: [TRACE32 Virtual Memory](#).
- 2. USR: User Access Class

The USR: access class can be used to read or write resources that require a complex access mechanism (e.g. indirectly addressed registers). The access is performed by a target algorithm. For details refer to the command [Data.USRACCESS](#).

Please be aware that NAND FLASH devices, serial FLASH devices and EEPROMs can be accessed by using the command [FLASHFILE](#).

Access Class Expansion

If you omit access class specifiers in an access class combination, then TRACE32 will make an educated guess to fill in the blanks. The access class is expanded based on:


- The current CPU context (architecture specific)
- The used window type (e.g. **Data.dump** window for data or **List.Mix** window for code)
- Symbol information of the loaded application (e.g. combination of code and data)
- Segments that use different instruction sets
- Debugger specific settings (e.g. **SYStem.Option.***)

Examples: Memory Access through CPU

Let’s assume the CPU is in non-secure supervisor mode, executing 32-bit code.

User input at the command line	Expansion by TRACE32	These access classes are added because...
List.Mix (see also illustration below)	NSR:	N: ... the CPU is in non-secure mode. S: ... the CPU is in supervisor mode. R: ... code is viewed (not data) and the CPU uses 32-bit instructions.
Data.dump A:0x0	ANSD:0x0	N: ... the CPU is in non-secure mode. S: ... the CPU is in supervisor mode. D: ... data is viewed (not code).
Data.dump Z:0x0	ZSD:0x0	S: ... the CPU is in supervisor mode. D: ... data is viewed (not code).
NOTE: ‘E’ and ‘A’ are not automatically added because the debugger cannot know if you intended a run-time or physical access.		

Your input, here `List.Mix` at the TRACE32 command line, remains unmodified. TRACE32 performs an access class expansion and visualizes the result in the window you open, here in the **List.Mix** window.



- A TRACE32 makes an educated guess to expand your *omitted* access class to “NSR”.
- B Indicates that the CPU is in non-secure supervisor mode.

Address Spaces

TRACE32 assumes a single linear *address space* for all CPU modes of RISC processors by default. If this is not the case, TRACE32 has to be configured to recognize multiple overlapping address spaces. This is necessary to allow TRACE32 to load symbol and debug information per address space and to maintain separate MMU translation tables for each address space.

TRACE32 supports three types of address spaces.

- [Zone Spaces](#)
- [MMU Spaces](#)
- [Machine Spaces](#)

Zones

Subject area: Address translation, Symbols

Zones are address spaces in TRACE32 which are used to keep symbols and [MMU/TRANslation](#) setups separate from each other. Zones are characterized by a dedicated MMU and register set.

We use the zone concept for two purposes:

- A CPU operation mode with dedicated MMU and register set is defined as a zone.
- In hypervisor-based environments, each [machine](#) (guest or host machines) is a zone because each machine has its own address translation and register set.

By default, there is only one zone in TRACE32. Multiple zones are made available in TRACE32 by setting [SYStem.Option.ZoneSPACES](#) or [SYStem.Option.MACHINESPACES](#) or both to **ON**:

ZoneSPACES ON Defines each CPU operation mode with an individual address space as an individual zone.

MACHINESPACES ON Defines the host machine and each guest machine as individual zones.

Formats of addresses with zones:

In TRACE32, the zone of an address is fully defined through:

- The [access class](#) (only if [SYStem.Option.ZoneSPACES](#) is set to **ON**)
- Followed by the [machine ID](#) (only if [SYStem.Option.MACHINESPACES](#) is set to **ON**)

Thus, the format of a TRACE32 address with a <zone> looks like this:

- <access_class>:<machine_id>:::<address_offset>
- <access_class>:<machine_id>:::<space_id>:::<address_offset>

Example: N:2:::0x123:::0xC0000000

Zone Spaces

Subject area: Address translation, Symbols

A *zone space* is the address space of a [zone](#). Zones are identified within TRACE32 by preceding an address with the appropriate [access class](#).

SYSTem.Option.ZoneSPACES ON

```
; load the debug symbols for the hypervisor zone  
; the hypervisor zone is represented by the access class H:  
; preceding the actual address
```

```
Data.LOAD.Elf xen-syms H:0x0 /NoCODE
```

Refer to the following manuals for details:


- **“SYSTem.Option ZoneSPACES Enable symbol management for ARM zones”** in ARM Debugger, page 149 (debugger_arm.pdf).
- **“SYSTem.Option ZoneSPACES Enable symbol management for zones”** in Intel® x86/x64 Debugger, page 76 (debugger_x86.pdf).

MMU Space

Subject area: Address translation, OS Awareness, Symbols

MMU space is a TRACE32 term for an MMU-mapped memory space (aka “address space”). In operating systems (OSs) usually called “process”.

TRACE32 uses the term *MMU spaces* if a target system with an MMU uses multiple equivalent page tables **within the same zone (= CPU mode)** to run independent software parts (such as processes) on virtual addresses. Each page table defines an individual address translation for the software part running on the page table. The page tables are usually maintained by an owner system - usually an operating system. TRACE32 labels the address space which is defined by the page table as one MMU space.



Standard use cases for MMU spaces are operating systems, such as Linux, where processes run on identical virtual addresses and the kernel configures an individual page table for each process. Often, the number of valid MMU spaces is dynamic: during runtime new MMU spaces may be created or removed by the controlling software - for example if an OS creates or terminates processes.

In TRACE32, the MMU spaces and their identifiers, the space IDs, are enabled with the command **SYStem.Option.MMUSPACES**.

For more information, see [space ID](#).

Machine Spaces

Subject area: Address translation, Hypervisor Awareness, Symbols

TRACE32 uses the term *machine spaces* if a hypervisor is used to manage virtual machines. TRACE32 assigns the [machine ID](#) 0 to the hypervisor and machine IDs greater than 0 to the guest machines.

NOTE:	Machine spaces, MMU spaces and zone spaces are often used concurrently.
--------------	---

In TRACE32, machine spaces are enabled with the command [SYStem.Option.MACHINESPACES](#).

```
SYStem.Option.MACHINESPACES ON
; load the debug symbols for the FreeRTOS operating system
; the machine ID is a number preceding the actual address
; it is separated from the address by three colons

Data.LOAD.Elf ../FreeRTOS/FreeRTOS.elf N:3:::0x0 /NoClear /NoCODE
```

Refer to the following manual for details:

- [“SYStem.Option MACHINESPACES Address extension for guest OSes”](#) in ARM Debugger, page 141 (debugger_arm.pdf).
- [“SYStem.Option MACHINESPACES Address extension for guest OSes”](#) in Intel® x86/x64 Debugger, page 64 (debugger_x86.pdf).

Memory-mapped address types in systems with MMU (non-virtualized systems)

In systems with an MMU, generally two types of memory mapped addresses exist:

- [Logical addresses](#)
- [Physical addresses](#)

When the MMU is enabled, all instruction and data accesses done by the CPU refer to logical addresses. The MMU translates each logical address to a physical address. The resulting physical address becomes visible on the system's memory bus and is used to access memory contents or memory mapped peripheral registers. Only such logical addresses which match a valid translation entry in the MMU can be translated to physical addresses.

If a system does not have an MMU or the MMU is not enabled, the addresses used by the CPU for instruction or data accesses go to the system's memory bus without modification. In this case, all memory accesses done by the CPU use physical addresses directly.

There are systems which are more complex. They have more than only one logical and one physical address space:

In some systems the translation done by the MMU depends on the mode of the CPU. Such a CPU uses an independent logical address space per CPU mode.

Examples of such systems would be:

- ARM CPUs with TrustZone extension, where code can be executed in secure mode or in non-secure mode. The translation of logical addresses to physical addresses can be configured individually for code execution from secure mode and non-secure mode.
- Intel® CPUs where the address translation for code execution in normal mode and code execution in system management mode can be configured independently.

Note that there is usually only one physical address space, but there are systems where more than one physical address space exists. An example would be ARM CPUs with TrustZone extension where the system manufacturer may choose to implement independent physical addresses for secure mode and for non-secure mode.

Systems with multi-step translation processes

There are systems where the translation from logical to physical addresses uses two or more steps. Thus, we have to deal with different address types, depending on where in the translation process we look at.

An example would be Intel® CPUs where in protected mode protected mode addresses are translated to linear addresses in the first translation step. The linear addresses are finally translated to physical addresses in the second step.


Memory-mapped address types in virtualized systems

In hardware-virtualized systems running under the control of a hypervisor, two translation steps are required to translate guest logical addresses to absolute physical addresses.

1. In the first translation step, a translation table owned by the guest operating system is used to translate a **guest logical address** to an **intermediate address** (access class **I**: for intermediate).
2. In the second translation step, a translation table owned by the hypervisor is used to translate the intermediate address to an **absolute physical address** (access class **A**: for absolute).

A separate translation table is used to translate a host logical address to an absolute physical address. The code and data sections of the hypervisor operate on host logical addresses.

Figure 1:



Absolute Physical Address

Subject area: Hypervisor Awareness

An absolute physical address is the technical counterpart to **logical address**. The term *absolute physical address* is used in systems involving virtualization where it is necessary to make a distinction between intermediate addresses and absolute physical addresses.

See also [Figure 1](#).

Guest Logical Address

Subject area: Address translation, Hypervisor Awareness

Logical address of a guest machine within a virtualized system.

For details, see [logical address](#).

See also [Figure 1](#).

Host Logical Address

Subject area: Address translation, Hypervisor Awareness

Logical address of a host machine within a virtualized system.

For details, see [logical address](#).

See also [Figure 1](#).

Intermediate Address (synonym: guest physical address)

Subject area: Address translation, Hypervisor Awareness

A **synonym** used by some chip manufacturers is: *guest physical address*

- The [General Commands Reference Guides](#) and the [Function](#) manuals of TRACE32 use the term *intermediate address*.
- The [Processor Architecture Manuals](#) of TRACE32 use the chip manufacturer's preferred terminology.

A physical address of a guest machine within a virtualized system is referred to as *intermediate address*. TRACE32 uses the [access class I](#): for intermediate addresses.

Intermediate addresses usually differ from absolute physical addresses. A dedicated address translation step is needed to translate an intermediate address to an absolute physical address.

See [Figure 1](#).

Logical Address (synonyms: virtual address, effective address)

Subject area: Address translation

Synonyms used by some chip manufacturers are: *virtual address*, *effective address*

- The [General Commands Reference Guides](#) of TRACE32 use the term *logical address*.
- The [Processor Architecture Manuals](#) of TRACE32 use the chip manufacturer's preferred terminology.

In CPUs that have a memory management unit (MMU), a distinction is made between logical addresses and physical addresses. Code execution and data fetching by the CPU core use a logical address to describe the memory location which is accessed. The MMU translates the logical address of such a memory access to a physical address before it is finally sent to the system memory bus.

Physical Address (synonym: real address)

Subject area: Address translation

A **synonym** used by some chip manufacturers is: *real address*

A *physical address* is the technical counterpart to *logical address*.


For details, see [logical address](#).

Awareness

Subject area: Hypervisor Awareness, OS Awareness

An awareness for TRACE32 is an OS-specific or hypervisor-specific [extension](#) which can be loaded into TRACE32 at run time. With the help of a loaded awareness, TRACE32 can determine the current state of an OS or hypervisor and extract all necessary information about tasks or [guest machines](#).

An awareness is an extra software module written in C and built to a loadable binary using the TRACE32 Extension Development Kit (EDK). LAUTERBACH provides awareness files for a large number of hypervisors and operating systems. Users can also write their own awareness with the EDK, which is provided to customers upon request.



Hypervisor Awareness

Subject area: Hypervisor Awareness

An [extension](#) loaded to TRACE32 that allows specific operations on the hypervisor, such as displaying and working with [guest machines](#).

Extensions in TRACE32 are controlled with the command group [EXTension](#).

OS Awareness


Subject area: OS Awareness

An [extension](#) loaded to TRACE32 that allows specific operations on the RTOS, such as displaying and measuring the tasks.

Extensions in TRACE32 are controlled with the command group [EXTension](#).

Build Path

If a files with debug information is loaded (**Data.LOAD.<sub_cmd>**), this file also provides the paths for the high-level source files as they were on the build machine.



The **source** column in the **sYmbol.List.SOURCE** window shows the build paths.

If TRACE32 is not running on the build machine, the build paths may not be valid and have to be adjusted for the debug host. The adjusted paths are called the debug paths.

TRACE32 includes some auto-adjustments, but also provides various commands for adjusting the paths. Examples are:

Data.LOAD.Elf <file> /CYGDRIVE

Load *.elf file, convert cygdrive paths to Window paths.

Data.LOAD.Elf <file> /ReIPATH

Load *.elf file with relative paths only.

sYmbol.SourcePATH.SetDir <directory>


Define directory as direct search path for source files.

sYmbol.SourcePATH.SetBaseDir <directory>

Provide start of source paths directly.

sYmbol.SourcePATH.Translate <invalid_part> <correct_part>

Translate <invalid_part> of source file paths to <correct_part>.



After a file is loaded, the **file** column in the **sYmbol.List.SOURCE** window shows its debug path.

Chip Timestamp

The onchip trace infrastructure adds timestamp information to its generated trace information. Examples are:

- Cycle-accurate tracing for the ARM/Cortex architectures. For details refer to [“ARM-ETM Trace”](#) (trace_arm_etm.pdf).
- Global timestamps for ARM CoreSight. For details refer to [“ARM-ETM Trace”](#) (trace_arm_etm.pdf).
- Ticks, relative and absolute timestamps for the TriCore architecture. For details refer to [“MCDS User’s Guide”](#) (mcds_user.pdf).
- Timestamps for the Nexus Messages. For details refer to [“Training Nexus Tracing”](#) (training_nexus.pdf).

Common Address Range

Subject area: Address translation, OS Awareness

Common address ranges are ranges of logical addresses belonging to the kernel. The common address ranges contain code or data which is shared by various processes.

When the address of a memory access falls into a common address range, TRACE32 uses the kernel address translation (and not the task page table of the current process). Internally, TRACE32 always uses the kernel [space ID](#) 0x0000 to find the translation of a common address.

In Linux, shared kernel modules and libraries must be declared as common address range.

In TRACE32, common address ranges are defined with the command [TRANSlation.COMMON](#).

Cycle-accurate Tracing

The trace generation logic does not only export which instructions were executed, it also exports the number of clocks an instruction took to execute.

CombiProbe

Subject area: TRACE32 hardware

The CombiProbe is mainly used on Cortex-M derivatives or in case a system trace port is available because it includes besides the debug interface a 4-bit wide trace port which is sufficient for Cortex-M program trace or for system trace.

Extension

Subject area: Extension

An extension is an external module provided by Lauterbach or written by users who want to add custom features to the TRACE32 software. The custom features can be new commands, windows, PRACTICE functions, TRACE32 OS Awarenesses, and TRACE32 Hypervisor Awarenesses.

Extensions in TRACE32 are controlled with the command group **EXTension**.

Hypervisor

Subject area: Hypervisor Awareness

A piece of software or hardware that is able to run virtual machines.

Subject area: Hypervisor Awareness

A *machine ID* is a numeric identifier which extends a logical address and intermediate address in TRACE32 or can be used together with the option **MACHINE** in some TRACE32 commands. The purpose of a machine ID is to identify guest machines within a system that is using a hypervisor to run multiple virtual machines.

<code><machine_id></code>	<p>Parameter Type: Decimal or hex value.</p> <p>Range: 0x0 <= machine ID < 0x1F</p> <p>Machine IDs are displayed, for example, in the mid column of the TASK.List.MACHINES window as decimal values (1., 2., etc.)</p>
---------------------------------	---

In TRACE32, the machine ID clearly specifies which virtual machine (a guest machine or the host machine) an address belongs to:

- The machine ID 0 (zero) is always associated with the host machine running the hypervisor.
- All the other machine IDs >= 1 are associated with the guest machines.

Format of addresses with machine IDs:

In the TRACE32 address format, the machine ID is always in the leading position, directly after the access class specifier. The machine ID is followed a triple colon (: : :) to separate the machine ID from the remaining parts of an address. The format of a TRACE32 address containing a machine ID looks like this:

- Without space ID:
`<access_class>:<machine_id>:::<address_offset>`
- With space ID:
`<access_class>:<machine_id>:::<space_id>::<address_offset>`

Examples:

- Without space ID:
 - G:0x1:::0x80000000
 - 0x2:::0xA0000000
- With space ID:
 - G:0x3:::0x020A::0x80000000
 - G:0x0:::0x0::0x4000C000
 - 0x2:::0x170::0x1F000000


Notes:

- Machine IDs can only be used if a TRACE32 Hypervisor Awareness is loaded with the command **EXTension.LOAD**.
- Use command **SYStem.Option.MACHINESPACES ON** to enable machine IDs in TRACE32.

Machine

Subject area: Hypervisor Awareness

A machine is a TRACE32 term for a physical or virtual environment for an operating system (OS).



Guest Machine (synonym: virtual machine, VM)

Subject area: Hypervisor Awareness

A guest machine is a runtime environment which is running under the control of a hypervisor. A guest machine consists of one or more VCPUs and can run a complete operating system.

Term is used for systems which involve virtualization.

The counterpart to guest machine is [host machine](#).

NOTE:

The synonym *virtual machine* is used in contexts where it is necessary to implicitly or explicitly distinguish between virtual machines and physical machines.

For an example, see [hypervisor](#).

Host Machine

Subject area: Hypervisor Awareness


The host machine is the physical computer environment which runs the hypervisor software. A host machine comprises the computer hardware and all software which is not running under control of the hypervisor.

Term is used for systems which involve virtualization.

The counterpart to host machine is [guest machine](#).

Magic Number

Subject area: Hypervisor Awareness, OS Awareness



Machine Magic Number

Subject area: Hypervisor Awareness

A machine magic number is an arbitrary hex value, used by TRACE32 to uniquely identify a [machine](#) (host machine or guest machine). The meaning of the value depends on the Hypervisor Awareness; often it refers to the guest control block of the hypervisor or to the [machine ID](#).

<code><machine_magic></code>	<p>Parameter Type: Hex value.</p> <p>Range: machine magic number > 0xFF</p> <p>Machine magic numbers are displayed, for example, in the magic column of the TASK.List.MACHINES window as hex values.</p>
------------------------------------	---

Space Magic Number

Subject area: OS Awareness

A space magic number is an arbitrary hex value used by TRACE32 to uniquely identify an [MMU space](#). The meaning of the value depends on the OS Awareness; often it refers to the process control block of the target OS or to the [space ID](#).

<code><space_magic></code>	<p>Parameter Type: Hex value.</p> <p>Space magic numbers are displayed, for example in the magic column of the TASK.List.SPACES window.</p>
----------------------------------	---

Task Magic Number

Subject area: OS Awareness

The task magic number is an arbitrary hex value, used by TRACE32 to uniquely identify a task of an operating system. The meaning of the value depends on the OS Awareness; often it refers to the task control block of the target OS or to the [task ID](#).

<code><task_magic></code>	Parameter Type: Hex value . Example: <code>TASK.select 0x</code> 0 <code>EFF7B040</code>
---------------------------------	--

MCDS in Infineon TriCore AURIX MCUs

28-Aug-2023

MCDS (Multi Core Debug Solution) is a peripheral block of AURIX MCUs that implements trace and trigger functions. This peripheral block can be used to debug, trace, profile and verify what is happening in the cores and MCU internal buses. Processor Observation Blocks (POBs) and Bus Observation Blocks (BOBs) both make this possible. Observation Blocks must be assigned to cores and bus slaves to generate trace information:

- Program trace (executed instructions) and data trace (executed memory accesses) for the observed cores.
- Data trace (performed bus transfers) for the observed bus slaves.

MCDS is available in different variants: MCDS, MCDSLght and miniMCDS. The TRACE32 function [MCDS.MODULE.NAME\(\)](#) can be used to find out which variant is deployed in the TriCore AURIX under debug. The individual MCDS variants differ in the following:

- The number of Processor Observation Blocks
- The number of Bus Observation Blocks

The TRACE32 Command [MCDS.INFO](#) provides details about the MCDS variant deployed in the TriCore AURIX under debug.

Memory Management Unit (MMU)

Subject area: Address translation

The MMU is a unit inside the CPU core that translates logical addresses to physical addresses. You can access and view the MMU in TRACE32 with the commands of the **MMU** command group.

Multicore Debugging

Multiple cores are in one SoC (System-on-Chip), all cores share the same debug port.

Multiprocessor Debugging

Multiple processors/chips are concurrently debugged, each processor/chip has its own debug port.

Observability Gap

This is a term from trace-based code coverage. It is used in conjunction with the code coverage metrics condition, decision and MC/DC, in very rare cases also in conjunction with statement coverage. It means that the result of a decision/condition cannot be monitored. This results in a gap in the code coverage that must be closed to achieve completeness.

Order of Source Code Lines

TRACE32 distinguishes between Target Order and **Source Order**. The two orders differ, when the compiler changes the execution order of the source code, or when it creates two or more disjointed assembly blocks for one line of source code. This happens especially with inline functions, with for-loops, and when compiler optimizations are enabled.

The example below shows code in **Target Order**. The representation is determined by the memory addresses. The memory addresses are strictly increasing. As you can see, the source code line 672 is implemented in two disjointed assembly blocks. This is because of the special nature of the "for" statement in C, which actually describes three actions (entry action, loop condition, loop action).

```
[B::List.Mix]
Step Over Diverge Return Up Go Break Mode
addr/line code label mnemonic comment
SF:400012C4 3B800000 li r28,0x0 ; anzahl,0
670 for ( i = 0 ; i <= SIZE ; flags[ i++ ] = TRUE ) ;
SF:400012C8 3BE00000 li r31,0x0 ; i,0
SF:400012CC 2C1F0012 .L516: cmpwi r31,0x12 ; i,18
SF:400012D0 4181001C bgt 0x400012EC ; .L514 (-)
SF:400012D4 3D804000 lis r12,0x4000 ; r12,16384
SF:400012D8 398C4128 addi r12,r12,0x4128 ; r12,r12,16680
SF:400012DC 39600001 li r11,0x1 ; r11,i
SF:400012E0 7D6CF9AE stbx r11,r12,r31 ; r11,r12,i
SF:400012E4 3BFF0001 addi r31,r31,0x1 ; i,i,1
SF:400012E8 4BFFFFE4 b 0x400012CC ; .L516
672 for ( i = 0 ; i <= SIZE ; i++ ) ;
SF:400012EC 3BE00000 .L514: li r31,0x0 ; i,0
SF:400012F0 2C1F0012 .L522: cmpwi r31,0x12 ; i,18
SF:400012F4 41810050 bgt 0x40001344 ; .L517 (-)
674 if ( flags[ i ] )
SF:400012F8 3D804000 lis r12,0x4000 ; r12,16384
SF:400012FC 398C4128 addi r12,r12,0x4128 ; r12,r12,16680
SF:40001300 7D8CF8AE lbzx r12,r12,r31 ; r12,r12,i
SF:40001304 2C0C0000 cmpwi r12,0x0 ; r12,0
SF:40001308 41820034 beq 0x4000133C ; .L521 (-)
676 primz = i + i + 3;
SF:4000130C 7D9FFA14 add r12,r31,r31 ; r12,i,i
SF:40001310 3BCC0003 addi r30,r12,0x3 ; primz,r12,3
677 k = i + primz;
SF:40001314 7FBFF214 add r29,r31,r30 ; k,i,primz
678 while ( k <= SIZE )
SF:40001318 2C1D0012 .L520: cmpwi r29,0x12 ; k,18
SF:4000131C 4181001C bgt 0x40001338 ; .L519 (-)
680 flags[ k ] = FALSE;
SF:40001320 3D804000 lis r12,0x4000 ; r12,16384
SF:40001324 398C4128 addi r12,r12,0x4128 ; r12,r12,16680
SF:40001328 39600000 li r11,0x0 ; r11,0
SF:4000132C 7D6CE9AE stbx r11,r12,r29 ; r11,r12,k
681 k += primz;
SF:40001330 7FBDF214 add r29,r29,r30 ; k,k,primz
SF:40001334 4BFFFFE4 b 0x40001318 ; .L520
anzahl++;
SF:40001338 3B9C0001 .L519: addi r28,r28,0x1 ; anzahl,anzahl,1
672 for ( i = 0 ; i <= SIZE ; i++ )
SF:4000133C 3BFF0001 .L521: addi r31,r31,0x1 ; i,i,1
SF:40001340 4BFFFFB0 b 0x400012F0 ; .L522
```

The example below shows code in **Source Order** (due to the used option **/SOrder**). The representation is determined by the line numbers of the source code. The line numbers of the source code are monotonically increasing.


addr/line	code	mnemonic	comment
SF:400012E0	7D6CF9AE	stbx	r11,r12,r31 ; r11,r12,1
SF:400012E4	3BFF0001	addi	r31,r31,0x1 ; r1,1
SF:400012E8	4BFFFE4	b	0x400012CC ; .L516
672		for (i = 0 ; i <= SIZE ; i++)	
SF:400012EC	3BE00000	.L514: li	r31,0x0 ; i,0
SF:400012F0	2C1F0012	.L522: cmpwi	r31,0x12 ; r1,8
SF:400012F4	41810050	bgt	0x40001344 ; .L517 (-)
672		for (i = 0 ; i <= SIZE ; i++)	
SF:4000133C	3BFF0001	.L521: addi	r31,r31,0x1 ; i,i,1
SF:40001340	4BFFFE80	b	0x400012F0 ; .L522
674		if (flags[i])	
SF:400012F8	3D804000	lis	r12,0x4000 ; r12,16384
SF:400012FC	398C4128	addi	r12,r12,0x4128 ; r12,r12,16680
SF:40001300	7D8CF8AE	lbzx	r12,r12,r31 ; r12,r12,1
SF:40001304	2C0C0000	cmpwi	r12,0x0 ; r12,0
SF:40001308	41820034	beq	0x4000133C ; .L521 (-)
676		primz = i + i + 3;	
SF:4000130C	7D9FFA14	add	r12,r31,r31 ; r12,i,i
SF:40001310	3BCC0003	addi	r30,r12,0x3 ; primz,r12,3
677		k = i + primz;	
SF:40001314	7FBFF214	add	r29,r31,r30 ; k,i,primz
678		while (k <= SIZE)	
SF:40001318	2C1D0012	.L520: cmpwi	r29,0x12 ; k,18
SF:4000131C	4181001C	bgt	0x40001338 ; .L519 (-)
680		flags[k] = FALSE;	
SF:40001320	3D804000	lis	r12,0x4000 ; r12,16384
SF:40001324	398C4128	addi	r12,r12,0x4128 ; r12,r12,16680
SF:40001328	33600000	li	r11,0x0 ; r11,0
SF:4000132C	7D6CE9AE	stbx	r11,r12,r29 ; r11,r12,k
681		k += primz;	
SF:40001330	7FBDF214	add	r29,r29,r30 ; k,k,primz
SF:40001334	4BFFFE4	b	0x40001318 ; .L520
683		anzahl++;	
SF:40001338	3B9C0001	.L519: addi	r28,r28,0x1 ; anzahl,anzahl,1

As soon as you switch the display to **Source Order**, the display is no longer determined by the memory addresses of the assembly instructions, but by the line numbers of the source code lines.


OS-aware Debugging

TRACE32 includes a configurable target-OS debugger that allows to include the task/process context information into the debug process. The main features are:

- The name of the currently running task/process is displayed in the TRACE32 PowerView state line.



- The task/process list can be displayed.



- The context of all tasks can be inspected (register set, stack frame etc.).

For detailed information on all TRACE32 PowerView features provided for your OS, refer to [“OS Awareness Manuals”](#) (rtos_<os>.pdf).

What has to be configured for an OS Awareness debugging depends on the type of the target-OS in use. TRACE32 distinguishes:

- OS (no dynamic memory management).
- AUTOSAR/OSEK operating systems.
- OS+MMU (dynamic memory management).

OS (No Dynamic Memory Management)

Ready-to-use configuration files are provided for most common available OS of this type.

If your kernel is compiled with symbol and debug information, the configuration for your target-OS can be activated as follows:

TASK.CONFIG <file>

Configures the target OS debugger using a configuration file provided by Lauterbach

All necessary files can be found in `~/demo/<architecture>/kernel` where `~~` is expanded to the `<trace32_installation_directory>`, which is `c:/T32` by default.

Example:

```
; load ready-to-use file to configure eCos aware debugging
TASK.CONFIG ~/demo/arm/kernel/ecos/ecos.t32
```

AUTOSAR/OSEK Operating Systems

The OSEK System Builder can be configured to create an ORTI file. This ORTI file can be loaded to TRACE32 to activate OSEK-aware debugging.

TASK.ORTI <orti_file>

Load the ORTI file

Example:

```
; load ORTI file to configure OSEK aware debugging
TASK.ORTI im02_bflx.ort
```

For details refer to [“OS Awareness Manual OSEK/ORTI”](#) (rtos_orti.pdf).


OS+MMU (Dynamic Memory Management)

OS that use dynamic memory management require a more complex configuration.

Since Linux is the most popular OS here [“Training Linux Debugging”](#) (training_rtos_linux.pdf) is provided to show how to activate the Linux awareness. For details on the other operating systems, refer to [“OS Awareness Manuals”](#) (rtos_<os>.pdf).

If an OS is running on your target, **OS-aware debugging** has to be configured in order to use OS-aware tracing.

OS-aware tracing allows e.g. to analyze task/process run-times as well as task/process specific call trees.



OS-aware tracing requires that the on-chip trace generation logic can generate task information.

There are two methods how task switch information can be generated:

- **By generating a trace packet when the OS writes the ID of the current task to variable that contains the information which task is currently running.**

This method requires that the on-chip trace generation logic can generate Data Address information and Data Value information for write accesses. This method has the advantage that it **does not require any support from the operating system.**

- **By generating task switch packets.**

This method requires that the processor/core provides a register especially for this purpose. The OS has to write an identifier for the current task to this register on every task switch and the on-chip trace generation logic has to generate a trace packet, whenever a write access to this register occurs. This method needs support from the OS. If the OS does not operate this special purpose register it has to be patched in order to do so.

Task Switch by Tracing Special Write Accesses

Every OS has a variable that contains the information which task/process is currently running. TRACE32 PowerView uses a generic function to identify this variable.

TASK.CONFIG(magic)	Returns the address of the variable that contains the information which task/process is running.
TASK.CONFIG(magic[<core>])	Returns the address of the variable that contains the information which task/process is running on the specified core (SMP systems).

If an OS not supported by Lauterbach is used, the so-called “simple” awareness can be used to prepare OS-aware tracing. Details on the “simple” awareness can be found in `~/demo/kernel/simple/readme.txt`.

Depending on the trace analysis to be performed one of the following trace filters has to be set.

Break.Set TASK.CONFIG(magic) /Write /TraceEnable	Advise the on-chip trace generation logic to generate a trace packet whenever a write access to the variable identified by TASK.CONFIG(magic) occurs.
Break.Set TASK.CONFIG(magic) /Write /TraceData	Advise the on-chip trace generation logic to generate trace packets for the instruction execution sequence and for the write accesses to the variable identified by TASK.CONFIG(magic).


Example 1: A time chart of the tasks/processes running is required. A MPC5646C with a Nexus trace port is used for this example.

```
Break.Set TASK.CONFIG(magic) /Write /TraceEnable
```


...

```
Trace.List List.TASK DEFault
```

```
Trace.Chart.TASK
```



record	run	address	cycle	data	symbol	ti.back
-00000017		D:400059DC	wr-byte		08 \\im02_bf1x\Global\OsOrtiRunning	436.540us
---		TASK = TASK0	---			
-00000016		D:400059DC	wr-byte		09 \\im02_bf1x\Global\OsOrtiRunning	117.240us
---		TASK = TASK4	---			
-00000015		D:400059DC	wr-byte		05 \\im02_bf1x\Global\OsOrtiRunning	127.020us
---		TASK = TASK3	---			
-00000014		D:400059DC	wr-byte		06 \\im02_bf1x\Global\OsOrtiRunning	304.020us
---		TASK = TASK2	---			
-00000013		D:400059DC	wr-byte		07 \\im02_bf1x\Global\OsOrtiRunning	302.760us
---		TASK = TASK1	---			
-00000012		D:400059DC	wr-byte		08 \\im02_bf1x\Global\OsOrtiRunning	437.040us
---		TASK = TASK0	---			
-00000011		D:400059DC	wr-byte		09 \\im02_bf1x\Global\OsOrtiRunning	115.500us




Example 2: A detailed function nesting is required for each task/process. A MPC5646C with a Nexus trace port is used for this example.

```
Break.Set TASK.CONFIG(magic) /Write /TraceData
```


...

```
Trace.List List.TASK DEFault
```

```
Trace.STATistic.TREE /TASK "TASK0"
```



record	run	address	cycle	data	symbol	ti.back
-00033889		se_stb r6,0x1(r4)		; r6,1(r4)		
		se_cmpi r5,0x0		; r5,0		
		se_bne 0x400004A4				
		V:400004A4 ptrace				0.740us
		se_subi r5,0x1		; r5,1		
		e_stbu r6,0x2(r4)		; r6,2(r4)		
		se_stb r6,0x1(r4)		; r6,1(r4)		
		se_cmpi r5,0x0		; r5,0		
		se_bne 0x400004A4				
-00033888		TASK = TASKE				
-00033886		D:400059DC wr-byte		00	\\im02_bf1x\Global\osOrtiRunning	1.000us
		V:400004A4 ptrace			\\im02_bf1x\Global\memset+0x1C	0.480us
		se_subi r5,0x1		; r5,1		
		e_stbu r6,0x2(r4)		; r6,2(r4)		
		se_stb r6,0x1(r4)		; r6,1(r4)		
		se_cmpi r5,0x0		; r5,0		
		se_bne 0x400004A4				
-00033885		V:400004A4 ptrace			\\im02_bf1x\Global\memset+0x1C	0.380us
		se_subi r5,0x1		; r5,1		



range	tree	avr	count	min	max
(root)	(root)	1.319ms	-	-	1.319ms
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.286us	7.	3.500us	3.500us
02_bf1x\im02\PreTaskHook	PreTaskHook	21.000us	1.	21.000us	21.000us
_bf1x\ostsk\OS_GetTaskID	OS_GetTaskID	19.000us	1.	19.000us	19.000us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.500us	4.	3.500us	3.500us
im02_bf1x\im02\FuncTASK0	FuncTASK0	1.262ms	1.	-	1.262ms
ix\ostsk\OS_ActivateTask	OS_ActivateTask	123.662us	10.	122.000us	127.260us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.502us	20.	3.500us	3.520us
ssch\OSTaskForceDispatch	OSTaskForceDispatch	110.058us	10.	108.500us	112.760us
_bf1x\ostsk\OSCheckStack	OSCheckStack	3.200us	10.	2.000us	4.740us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.514us	90.	3.500us	4.240us
2_bf1x\im02\PostTaskHook	PostTaskHook	22.506us	10.	22.500us	22.520us
_bf1x\ostsk\OS_GetTaskID	OS_GetTaskID	19.000us	10.	19.000us	19.000us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.500us	40.	3.500us	3.500us
h\OSTaskInternalDispatch	OSTaskInternalDispatch	15.752us	10.	15.500us	16.240us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.543us	30.	3.500us	3.760us
02_bf1x\im02\PreTaskHook	PreTaskHook	21.004us	10.	21.000us	21.020us
_bf1x\ostsk\OS_GetTaskID	OS_GetTaskID	19.000us	10.	19.000us	19.000us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.501us	40.	3.500us	3.520us
2_bf1x\im02\CheckIsrHook	CheckIsrHook	2.000us	1.	2.000us	2.000us

This generic description does not cover all details for specific trace protocols. For details refer to:

- [“ARM-ETM Training”](#) (training_arm_etm.pdf).
- [“Training Nexus Tracing”](#) (training_nexus.pdf).
- [“AURIX Trace Training”](#) (training_aurix_trace.pdf).

or to the [“OS Awareness Manuals”](#) (rtos_<os>.pdf).


Task Switch by Tracing Task Switch Packets

An alternative way to generate task switch information is required, if the on-chip trace generation logic can not generate Data Address information and Data Value information for write accesses. The common solution here is that the processor/core provides a special register. The OS has to write a task-identification for the current task to this register on every task switch and the on-chip trace generation logic has to generate a trace packet, whenever a write access to this register occurs. Examples for such registers are:

- the Context ID register for ARM/Cortex processors/cores.
- the Nexus PID Register for Freescale Qorivva processors/cores.

If the OS in use operates this special purpose register, it can be used for OS-aware tracing even if the on-chip trace generation logic can generate Data Address information and Data Value information for write accesses.

The task-identification used by the OS (called **traceid** in TRACE32) does not have to be identical to the task ID. The command [TASK.List.tasks](#) lists the trace IDs assigned to the individual tasks.



magic	name	id	space	traceid	core	sel	stop
DC08E0C0	rcu_bh	9.	0.	0x0000 00000900			•
DC099480	rcu_sched	10.	0.	0x0000 00000A00			•
DC098100	ksoftirqd/1	11.	0.	0x0000 00000B00			•
DC0A54C0	migration/1	12.	0.	0x0000 00000C00			•
DC0A4B00	kworker/1:0	13.	0.	0x0000 00000D00			•
DC0A4140	kworker/1:0H	14.	0.	0x0000 00000E00			•
DC0AF500	khelper	15.	0.	0x0000 00000F00			•
DC0AEB40	kdevtmpfs	16.	0.	0x0000 00001000			•
DC0AE180	kworker/u:1	17.	0.	0x0000 00001100			•
DC1B9580	kworker/1:1	51.	0.	0x0000 00003300			•
DC1B8200	kworker/0:1	53.	0.	0x0000 00003500			•
DC284C00	bdi-default	251.	0.	0x0000 0000FB00			•

Example 1: A time chart of the tasks/processes running is required. A MPC5646C with a Nexus trace port is used for this example.

```
; disable the generation of trace packets for the instruction execution
; sequence
```

NEXUS.BTM OFF


```
; enable the generation of so-called Ownership Trace Messages
; the Nexus module generates an Ownership Trace Message on every write
; access to the Nexus PID Register
```

NEXUS.OTM ON


...

Trace.List NEXUS List.TASK Default

Trace.Chart.TASK



record	nexus	run	address	cycle	data	ti.back
-00001474	TCODE=02 SRC=0 OTM PROCESS=000000D2			service	000000B4	11.500us
	task: TASK1 (00000008)					
-00001472	TCODE=02 SRC=0 OTM PROCESS=000000E0			owner	00000008	17.760us
-00001470	TCODE=02 SRC=0 OTM PROCESS=000000D2			service	00000024	15.500us
-00001468	TCODE=02 SRC=0 OTM PROCESS=000000CE			service	000000B3	6.500us
-00001466	TCODE=02 SRC=0 OTM PROCESS=000000E6			service	00000029	7.500us
-00001464	TCODE=02 SRC=0 OTM PROCESS=000000E2			service	00000028	8.000us
-00001462	TCODE=02 SRC=0 OTM PROCESS=000000CA			service	000000B2	8.500us
-00001460	TCODE=02 SRC=0 OTM PROCESS=000000CE			service	00000023	13.000us
-00001458	TCODE=02 SRC=0 OTM PROCESS=000000D6			service	000000B5	16.500us
-00001456	TCODE=02 SRC=0 OTM PROCESS=000000E6			service	00000029	7.000us
-00001454	TCODE=02 SRC=0 OTM PROCESS=000000E2			service	00000028	7.500us
-00001452	TCODE=02 SRC=0 OTM PROCESS=000000D2			service	000000B4	10.500us
	task: TASK0 (00000009)					
-00001450	TCODE=02 SRC=0 OTM PROCESS=000000E4			owner	00000009	18.000us
-00001448	TCODE=02 SRC=0 OTM PROCESS=000000CA			service	00000022	16.760us



Please be aware that the Nexus PID Register is used here to generate information on task switches (owner) and other OS specific information (services, isr2s).

Example 2: A detailed function nesting is required for each task/process. A MPC5646C with a Nexus trace port is used for this example.

```
; enable the generation of trace packets for the instruction execution  
; sequence (default setting)
```

```
NEXUS.BTM ON
```

```
; enable the generation of so-called Ownership Trace Messages  
; the Nexus module generates an Ownership Trace Message on every write  
; access to the Nexus PID Register
```

```
NEXUS.OTM ON
```

```
...
```

```
Trace.List List.TASK DEFault
```

```
Trace.STATistic.TREE /TASK "TASK0"
```

B:\Trace.List List.TASK DEFAULT

record run address cycle data symbol ti.back

-00011863	msync					
	se_isync					
	V:400005BE	ptrace		\\im02_bf1x\os\OSSetPID0+0x6		0.740us
	mtpid	r3		; value		
	msync					
	se_isync					
task: TASK0 (00000009)						
-00011862		owner	00000009			0.760us
-00011861	V:400005C8	ptrace		\\im02_bf1x\os\OSSetPID0+0x10		0.740us
507	se_blr					
-00011860	V:40001082	ptrace		\\im02_bf1x\os\OSTaskInternalDispatch+0x3A		1.260us
207	e_lwz	r6,-0x/F68(r13)		; r6,0sRunning_(r13)		
	e_lbz	r6,0x18(r6)		; r6,24(r6)		
	e_rlwinm	r6,r6,0x0,0x1E,0x1E		; r6,r6,0,30,30		
	se_cmpi	r6,0x0		; r6,0		
	e_beq	0x4000121C				



B:\Trace.STATistic.TREE /TASK "TASK0"

funcs: 20. total: 1.319ms

range	tree	avr	count	min	max
(root)	(root)	1.319ms	-	-	1.319ms
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.286us	7.	3.500us	3.500us
02_bf1x\im02\PreTaskHook	PreTaskHook	21.000us	1.	21.000us	21.000us
_bf1x\ostsk\OS_GetTaskID	OS_GetTaskID	19.000us	1.	19.000us	19.000us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.500us	4.	3.500us	3.500us
im02_bf1x\im02\FuncTASK0	FuncTASK0	1.262ms	1.	-	1.262ms
1x\ostsk\OS_ActivateTask	OS_ActivateTask	123.662us	10.	122.000us	127.260us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.502us	20.	3.500us	3.520us
ssch\OSTaskForceDispatch	OSTaskForceDispatch	110.058us	10.	108.500us	112.760us
_bf1x\ostsk\OSCheckStack	OSCheckStack	3.200us	10.	2.000us	4.740us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.514us	90.	3.500us	4.240us
2_bf1x\im02\PostTaskHook	PostTaskHook	22.506us	10.	22.500us	22.520us
_bf1x\ostsk\OS_GetTaskID	OS_GetTaskID	19.000us	10.	19.000us	19.000us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.500us	40.	3.500us	3.500us
h\OSTaskInternalDispatch	OSTaskInternalDispatch	15.752us	10.	15.500us	16.240us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.543us	30.	3.500us	3.760us
02_bf1x\im02\PreTaskHook	PreTaskHook	21.004us	10.	21.000us	21.020us
_bf1x\ostsk\OS_GetTaskID	OS_GetTaskID	19.000us	10.	19.000us	19.000us
\\im02_bf1x\os\OSSetPID0	OSSetPID0	3.501us	40.	3.500us	3.520us
2_bf1x\im02\CheckIsrHook	CheckIsrHook	2.000us	1.	2.000us	2.000us

This generic description does not cover all details for specific trace protocols. For details refer to:

- [“ARM-ETM Training”](#) (training_arm_etm.pdf).
- [“Training Nexus Tracing”](#) (training_nexus.pdf).

or to the [“OS Awareness Manuals”](#) (rtos_<os>.pdf).

Process

Subject area: OS Awareness

In OSES usually a collection of threads that share the same virtualized memory space. In this sense, the TRACE32 term “MMU space” maps to a process.

Note: In some RTOS (esp. ARINC based OSs) a “process” is defined as an execution context. In this sense, it maps to the TRACE32 term “task”.

RTOS

Subject area: OS Awareness


Real Time Operating System - equivalent to [kernel](#).

Run-time Memory Access

Technology

Various cores/processors allow a debugger to read/write memory and memory-mapped registers while the core is executing the program. The debugger has in most cases direct access to the system memory bus, so no extra load for the core is generated by this feature.

Open the **SYStem** window in order to check if your processor architecture allows a debugger to read/write memory while the core is executing the program:



MemAccess CPU/NEXUS/DAP indicates, that the core allows the debugger to read/write memory while the core is executing the program

Please be aware that caches, MMUs, tightly-coupled memories and suchlike add conditions to the run-time memory access or at worst make its use impossible.

The following description is only a rough overview on the restrictions. Details about your core can be found in the [Processor Architecture Manual](#).

Cache

If run-time memory access for a cached memory location is enabled the debugger acts as follows:

- **Program execution is stopped**

The data is read via the cache respectively written via the cache.

- **Program execution is running**

Since the debugger has no access to the caches while the program execution is running, the data is read from physical memory. The physical memory contains the current data only if the cache is configured as write-through for the accessed memory location, otherwise out-dated data is read.

Since the debugger has no access to the cache while the program execution is running, the data is written to the physical memory. The new data has only an effect on the current program execution if the debugger can invalidate the cache entry for the accessed memory location. This useful feature is not available for most cores.

MMU

Debuggers have no access to the TLBs while the program execution is running. As a consequence run-time memory access cannot be used, especially if the TLBs are dynamically changed by the program.


In the exceptional case of static TLBs, the TLBs can be scanned into the debugger. This scanned copy of the TLBs can be used for the address translation while the program execution is running.

Tightly-Coupled Memory

Tightly-coupled might not be accessible via the system memory bus.

The command **SYStem.MemAccess DAP** enables the run-time memory access for the ARM/Cortex architecture. The run-time memory access is done via the bus that is configured with the command **SYStem.CONFIG.MEMORYACCESSPORT** *<port>*. In most cases the AHB bus is used.

The memory mapping of the cores might be different from the memory mapping of the AHB bus e.g. in an AMP system.




The command **SYStem.Option.DAPREMAP** *<address_range>* *<address>* allows to inform the debugger about the AHB memory mapping.

Run-time Access to Memory

Configure the run-time memory access for a specific memory area.

Enable the **E** checkbox to switch the run-time memory access to ON




A plain window frame indicates that the information is updated while the core is executing the program

If the **E** checkbox is enabled, the attribute E is added to the **access class**:

EP:1000	Program address 0x1000 with run-time memory access
ED:6814	Data address 0x6814 with run-time memory access

Write accesses to the memory work correspondingly:



Data .Set via run-time memory access (attribute E)

Command line examples:

```
SYStem.MemAccess Enable           ; Enable the non-intrusive
                                   ; run-time memory access

...

Go                                ; Start program execution


Data.dump E:0x6814 /DIALOG        ; Display a hex dump starting at
                                   ; address 0x6814 via run-time
                                   ; memory access

Data.Set E:0x6814 0xAA            ; Write 0xAA to the address
                                   ; 0x6814 via run-time memory
                                   ; access


List E:                            ; Display a source listing via
                                   ; run-time memory access
```

Run-time Access to Memory-mapped Registers


Use the option **/DualPort** when you use the **PER** command to display the SFRs.



Configure the run-time access for the selected variable by enabling the **E** checkbox in the **Change Variable Format** dialog.



If you want to change the contents of a variable while the program execution is running, double click to the variable.



The following command is displayed in the TRACE32 PowerView command line:


```
Var.set %E flags[4] =
```

The format parameter **%E** advises the debugger to write the new variable value via the run-time memory access.

Command line examples:

```
Var.View %E flags                ; display variable flags via  
                                ; run-time memory access  
  
Var.set %E flags[3]=22           ; write 22 to variable flags[3]  
                                ; via run-time memory access
```

Most cores/processors that allow a run-time memory access provide the checkbox DUALPORT in the SYStem window. When DUALPORT is enabled run-time, access is automatically enabled for all windows that display memory (e.g. source listing, memory dumps, variable displays, displays of SFR).



Command line example:

```
SYStem.Option.DUALPORT ON
```

Sample-based Profiling

Sample-based profiling collects periodically the actual program counter or the actual contents of a memory location in order to calculate:


- The percentage of run-time used by a high-level language function
- The percentage of run-time a variable had a certain contents.
- The percentage of run-time used by a task.

For details refer to the [PERF](#) command group.

Space ID

Subject area: Address translation, OS Awareness

A space ID is a 16-bit memory space identifier which extends a logical TRACE32 address. With space IDs, TRACE32 can handle multiple address spaces (= MMU spaces) in the debugger address translation.



Space IDs are defined within a loaded TRACE32 OS Awareness. Often, space IDs are directly derived from the OS process ID. Be aware that this depends on the OS and the loaded OS Awareness.

- The space ID **0xFFFF** indicates an error. The OS Awareness loaded into TRACE32 is not able to determine the process to which the address belongs.
- A space ID **0x0000** refers to addresses belonging to the kernel address range, such as the kernel itself or common libraries or common modules.

NOTE: With **SYSTEM.Option.ZoneSPACES** enabled and **TASK.ACCESS** set to a specific **zone**, addresses belonging to another zone also show **0x0000** as space ID.

In TRACE32, MMU spaces and their identifiers, the space IDs, are enabled with the command **SYSTEM.Option.MMUSPACES**.

If enabled, the TRACE32 address format is extended by the space ID in the leading position, directly before the address offset. The space ID is followed by a single or double colon to separate the space ID from the address offset. The format of a TRACE32 address containing a space ID looks like this:

`<access_class>:<space_id>:<address_offset>`

Examples:

- G:0x020A:0x80000000
- G:0x0:0x4000C000
- 0x170:0x1F000000

SYStem.Option.MMUSPACES ON

; load the debug symbols for the process hello
; the space ID is a 16-bit number preceding the virtual address

Data.LOAD Elf hello N:0x0229:0x0 /NoCODE /NoClear

Refer to the manual for your target operating system for details, e.g. [“OS Awareness Manual Linux”](#) (rtos_linux_stop.pdf).


Spot Breakpoint

In case of a breakpoint hit, the program execution is stopped briefly:

- to refresh the screen.
- to perform actions that are configured in advance.

The stop usually takes about 100 ms, depending on the speed of the debug interface, the information displayed in TRACE32 PowerView and the actions to be performed.

```
Var.Break.Set myspot /Write /Spot
```



The debug field in the TRACE32 state line shows **spotted**, the olive color indicates that the program execution is mostly stopped and runs only very short. The Debug Activity field shows **SPOT** in red.

The following actions can be performed at a Spot breakpoint:

- Logging variables into an AREA window (**Var.LOG** command).
- Logging the current program runtime to the RunTime log (**RunTime.List** command).
- Exchange data between the target application and the debugger using a terminal window (**TERM.METHOD** command).
- Exchange data between the target application and an application running on the host computer (**FDX.METHOD** command).


StopAndGo Mode

If a TRACE32 Debugger is used the program execution on the processor/core is real-time by default. If your program does not run under hard real-time condition you can trade in real-time for more debug features.

Example 1: The user wants to monitor a global variable while the program execution is running, but the debugger can not read physical memory while the program execution is running. TRACE32 can now be configured (**SYS.MemAccess StopAndGo**) to stop the program execution 10 times per second shortly in order to read the variable of interest and restart it as quickly as possible. The debugger is now working in **StopAndGo** mode.

Example 2: The user want to find out which function of his program is the most time-consuming (**performance analysis**), but the debugger can not read the current program counter while the program execution is running. The debugger automatically uses **StopAndGo** mode here. In this operation mode the debugger stops the program execution periodically to read the program counter and restarts it as quickly as possible.

Whenever the debugger uses **StopAndGo** mode to provide helpful debug features this is indicated by a red S&G in the Debugger Activity field of the TRACE32 PowerView state line.



The time taken by a short stop depends on various factors:

- The time required by the debugger to start and stop the program execution on a processor/core (main factor).
- The number of cores that need to be stopped and restarted.
- Cache and MMU accesses that need to be performed to read the information of interest.
- The type of information that is read during the short stop.

Reading the program counter is optimized and can usually be done quickly.

Symmetrical Multi-Processing (SMP)

SMP = Symmetrical MultiProcessing

A multicore-chip that contains only cores of the same type can be configured as an SMP system. In an SMP system the task are assigned by an SMP operating system dynamically to the cores.

For debugging SMP systems, only one TRACE32 instance is opened and all cores are controlled from this one point.

Task

Subject area: OS Awareness

TRACE32 term for an execution unit with its own register context. In OSes usually called “thread” or “task”. Some RTOS (esp. ARINC based OSs) also call this “process”.

Thread

Subject area: OS Awareness

In OSes usually an execution unit. If it has its own register context, it maps to the TRACE32 term “task”.

TRACE32 Virtual Memory

The TRACE32 Virtual Memory is memory on the host computer which can be displayed and modified with the same commands as a real target memory (**Data** command group). The memory class **VM:** provides access to this memory.

The following examples show some use cases for the TRACE32 Virtual Memory:

Example 1

A part of the target memory contents is copied to the virtual memory to allow you to check all changes performed by the program execution.

```
; copy contents of specified address range to TRACE32 Virtual Memory
Data.Copy 0x3fa000++0xffff VM:

; display contents of TRACE32 Virtual Memory at specified address
Data.dump VM:0x3fa000

Go

Break

; compare contents of target memory with contents of TRACE32 Virtual
; Memory for specified address range
Data.Compare 0x3fa000++0xffff VM:0x3fa000

; search for next difference
Data.Compare

...
```

An advanced example can be found in:

~~/demo/powerpc/hardware/qoriq_p1_p2/all_boards/program_bootsequencer.cmm

Example 2

Loading the code to the target memory is not working, you can inspect the code by loading it to the virtual memory.

```
Data.LOAD.Elf demo.elf /VM          ; load program code to TRACE32
                                   ; Virtual Memory

Data.List VM:                      ; display a source listing based on
                                   ; the code in the TRACE32 Virtual
                                   ; Memory

sYmbol.List.MAP                    ; display the addresses to which
                                   ; the code/data was written
```

Example 3

TRACE32 does not support the ELF file format for NAND FLASH programming.

```
...                                ; configure TRACE32 NAND FLASH
                                   ; programming

Data.LOAD.Elf demo.elf /VM         ; load program to TRACE32
                                   ; Virtual Memory

sYmbol.List.MAP                   ; check the addresses to
                                   ; which the code/data was
                                   ; written

FLASHFILE.COPY VM:0x180000++0x3ffff 0x0 ; copy the program from
                                   ; TRACE32 Virtual Memory to
                                   ; NAND FLASH
```

Example 4

TRACE32 needs to read the source code from the target memory in order to decompress the exported trace information. If target memory can not be read while the program execution is running the object code can be provided via the TRACE32 Virtual Memory.

The object code is still read from the target memory when the program execution is stopped.

Please keep the object code in the TRACE32 Virtual Memory up-to-date, out-of-date source code versions will cause errors.

```
Data.LOAD.Elf demo.elf /PlusVM     ; load program code to target and
                                   ; to TRACE32 Virtual Memory

...

Trace.Mode Stack                   ; advise TRACE32 to stop trace
                                   ; recording as soon a trace memory
                                   ; is filled

                                   ; program execution continues

Go

Trace.List                         ; since program execution is still
                                   ; running the source code
                                   ; information required for the
                                   ; trace decompression can not be
                                   ; read from the target memory

                                   ; source code is read from the
                                   ; TRACE32 Virtual Memory instead
```

Example 5

TRACE32 needs to read the source code from the target memory in order to decompress the exported trace information. If the JTAG interface is very slow, reading target memory is slow. As a result the trace evaluation is slow.

The trace evaluation can be speeded-up by providing the source code via the TRACE32 Virtual Memory. Please keep the source code in the TRACE32 Virtual Memory up-to-date, out-of-date source code versions will cause errors.

```
Data.LOAD.Elf demo.elf /PlusVM          ; load program code to target and
                                         ; to TRACE32 Virtual Memory

Trace.ACCESS VM:                        ; advise TRACE32 to read source
                                         ; code required for the trace
                                         ; decompression always from TRACE32
                                         ; Virtual Memory because reading
                                         ; the code from the target memory
                                         ; is very slow

...


Trace.List
```

TARGET FIFO OVERFLOW


The trace information generated by trace sources has to be conveyed to the trace sink. Typical examples for a trace source are core traces, System Trace Macrocells and bus traces. Typical examples for a trace sink are off-chip trace ports and on-chip trace RAMs.

In the case of a single trace source, a trace export logic is responsible to convey the trace information to the trace sink. If two or more trace sources generate trace information, this information is usually first merged to a single trace data stream.

FIFOs are used to pass trace information between the individual components of the trace infrastructure. If the generating components queue more trace data into the FIFO than the receiving component can process, a TARGET FIFO OVERFLOW is indicated.



A TARGET FIFO OVERFLOW always results in the loss of trace data. A synchronization packet (including the full program counter and if required the task/process information) will signal that FIFOs are emptied and a lossless transport for sources to sink is guaranteed.



A TARGET FIFO OVERFLOW is strictly spoken not an error, but normal behavior. TRACE32 indicates TARGET FIFO OVERFLOWS/FIFOFULL for two reasons:

- to tag trace data losses in the trace recording.
- to make the user aware of TARGET FIFO OVERFLOWS because a number of trace analyzes only make sense if the trace recording is lossless.

FLOWERROR

The core trace generation logic on the processor/chip generates trace packets to indicate the instruction execution sequence (program flow).

TRACE32 merges the following sources of information in order to provide an intuitive trace display.

- The trace packets recorded.
- The program code from the target memory (read via the JTAG interface).
- The symbol and debug information already loaded to TRACE32.

The screenshot displays the TRACE32 PowerView for PowerPC 0 interface. The main window shows a list of trace packets with columns for record, run, address, cycle, data, symbol, and ti.back. The packets are sorted by address, showing instructions like cmpwi, bne, xor, add, mulhw, mulw, b, cntlzw, subi, and subfic. The data column shows the values of registers and memory locations. The symbol column shows the corresponding assembly instructions and their addresses. The ti.back column shows the time taken for each instruction.

Annotations with arrows point to specific parts of the interface:


- Recorded trace packets**: Points to the top of the trace packet list.
- Uploaded from the source of trace information**: Points to the 'record' column header.
- Program code from target memory**: Points to the 'symbol' column header.
- Read via JTAG interface**: Points to the 'data' column header.
- Symbol and debug information loaded to TRACE32**: Points to the 'ti.back' column header.

A separate window titled 'B:TraceList NEXUS' is shown below the main window, displaying a list of trace packets generated by core trace logic. The packets are sorted by address, showing instructions like TCODE=04, SRC=0, PT-IBM, MAP=0, ICNT=0005, U-ADDR=00001ECC, and TCODE=03, SRC=0, PT-DBM, ICNT=0000, U-ADDR=00001EFC.

The bottom status bar shows the current instruction address: SF:40002864 \\diabc\\Global\\sfFloatNormalize+0x0C, and the status: stopped.

A FLOW ERROR is indicated (list not complete):

- if TRACE32 detects an invalid trace packet.
- if TRACE32 can not decode a trace packet.
- if the content of a trace packet is not consistent with the program code read from the target memory.



If the trace contains FLOW ERRORS, please try to set up a proper trace recording before you start to evaluate or analyze the trace contents.

Trace information can be generated by different trace sources:

- **Core trace**

A core trace provides detailed visibility of the program execution on a core. Trace data are generated for the instruction execution sequence and the task/process switches. Some core traces generate also trace data for the load/store operations. Classic core traces are ARM ETM/PTM or Intel® PT.

- **Function trace**

In contrast to a core trace, a function trace provides only information on the function entries/exits and if necessary on the task switches. Examples for a function trace are the MCDS Compact Function Trace mode (call/return detection) from Infineon or the SFT Trace (instrumentation based) for the RH850 family.

- **System trace**

A system trace provides visibility of various events/states inside an SoC. Trace data can be generated by instrumented application code and/or by hardware modules within the SoC.

- **Bus trace**

Bus traces provide visibility on bus transfers. SoC internal busses require a special trace logic on the SoC, while external busses can be traced with a TRACE32 logic analyzer.

A classical SoC internal bus traces are ARM HTM or Infineon MCDS SPB trace.

Tool Timestamp

All TRACE32 tools that record trace information have a timestamp counter.

Recorded trace information is timestamped with this **tool timestamp** when it is entered into the trace buffer.

The resolution of the timestamp counter is tool dependent. Here examples for the most popular trace tools:

- POWER TRACE II / POWER TRACE III: 5 ns
- POWER TRACE SERIAL: 5 ns
- POWER TRACE / ETHERNET: 20 ns
- CombiProbe: 20ns
- POWER PROBE / LOGIC ANALYZER: 10ns
- POWER INTEGRATOR: at least 4ns, mode dependent higher

Several TRACE32 tools can be chained via the PODBUS/PODBUS EXPRESS connector. The timestamps of chained TRACE32 tools are started synchronously and then run synchronously. The synchronization is established when the first debugger in the chain establishes its communication with its processor/chip via **SYStem.Up** or **SYStem.Attach**.

The synchronized timestamps allow to establish a time reference between trace information recorded by different tools.

VCPU

Subject area: Hypervisor Awareness

A virtual core used by a virtual machine. If the virtual machine is currently running, it maps to a physical core.