

Simulator for HC08/MSC08


MANUAL

[TRACE32 Online Help](#)

[TRACE32 Directory](#)

[TRACE32 Index](#)

TRACE32 Documents	
TRACE32 Instruction Set Simulators	
Simulator for HC08/MSC08	1
TRACE32 Simulator License	4
Quick Start of the Simulator	5
Peripheral Simulation	7
Troubleshooting	8
FAQ	8
CPU specific SYStem Settings and Restrictions	9
SYStem.CPU	Select CPU type
SYStem.Mode	Establish the communication with the simulator
SYStem.MemAccess	Select run-time memory access method
SYStem.Option.IMASKASM	Disable interrupts while single stepping
SYStem.Option.IMASKHLL	Disable interrupts while HLL single stepping
TrOnchip Commands	12
TrOnchip.state	Display on-chip trigger window
TrOnchip.RESet	Set on-chip trigger to default state
Memory Classes	13



All general commands are described in the [“PowerView Command Reference”](#) (ide_ref.pdf) and [“General Commands Reference”](#).

TRACE32 Simulator License

[build 68859 - DVD 02/2016]

The extensive use of the TRACE32 Instruction Set Simulator requires a *TRACE32 Simulator License*.

For more information, see www.lauterbach.com/sim_license.html.

Quick Start of the Simulator


To start the simulator, proceed as follows:

1. Select the device prompt for the Simulator and reset the system.

```
B:::  
RESet
```

The device prompt B:: is normally already selected in the [TRACE32 command line](#). If this is not the case, enter B:: to set the correct device prompt. The [RESet](#) command is only necessary if you do not start directly after booting TRACE32.

2. Specify the CPU specific settings.



```
SYStem.CPU <cpu_name>
```

The default values of all other options are set in such a way that it should be possible to work without modification. Please consider that this is probably not the best configuration for your target.

3. Enter debug mode.

```
SYStem.Up
```

This command resets the CPU and enters debug mode. After this command is executed it is possible to access memory and registers.

4. Load the program.

```
Data.LOAD.<file_format> <file> ; load program and symbols
```

See the **Data.LOAD** command reference for a list of supported file formats. If uncertain about the required format, try **Data.LOAD.auto**.

A detailed description of the **Data.LOAD** command and all available options is given in the reference guide.

5. Start-up example

A typical start sequence is shown below. This sequence can be written to a PRACTICE script file (*.cmm, ASCII format) and executed with the command **DO <file>**.

```
B::: ; Select the ICD device prompt

WinCLEAR ; Clear all windows

SYStem.CPU <cpu_name> ; Select CPU type

SYStem.Up ; Reset the target and enter
           ; debug mode

Data.LOAD.<file_format> <file> ; Load the application

Register.Set pc main ; Set the PC to function main

PER.view ; Show clearly arranged
          ; peripherals in window *) */

List.Mix ; Open source code window *) */

Register.view /SpotLight ; Open register window *) */

Frame.view /Locals /Caller ; Open the stack frame with
                            ; local variables *) */

Var.Watch %Spotlight flags ast ; Open watch window for
                                ; variables *) */
```

*) These commands open windows on the screen. The window position can be specified with the **WinPOS** command.

Peripheral Simulation

For more information, see [“API for TRACE32 Instruction Set Simulator”](#) (simulator_api.pdf).

Troubleshooting

No information available.

FAQ

Please refer to <https://support.lauterbach.com/kb>.

CPU specific SYStem Settings and Restrictions

SYStem.CPU

Select CPU type

Format: **SYStem.CPU <type>**

<type>: **AUTO**
MC9S08GB32 |
MC9S08GB60 |
MC9S08GT32 |
MC9S08GT60 |

With this command the processor type is selected. The MC9S08 has internal device and mask specific registers which allow the debugger to select the CPU type automatically. This is done for all known versions if the pull down menu in the field **CPU** shows AUTO. For new mask revisions or devices you can select the CPU manually with this command.

NOTE: If you type **SYStem.CPU** at the command line followed by a blank, the softkeys (below the [command line](#)) provide you with all supported derivatives.

SYStem.Mode

Establish the communication with the simulator

Format: **SYStem.Mode <mode>**

SYStem.Down (alias for SYStem.Mode Down)
SYStem.Up (alias for SYStem.Mode Up)

<mode>: **Down**
NoDebug
Go
Up

Default: Down.

Selects the target operating mode.

Down The CPU is in reset. Debug mode is not active. Default state and state after fatal errors.

NoDebug The CPU is running. Debug mode is not active. Debug port is tristate. In this mode the target should behave as if the debugger is not connected.

Go The CPU is running. Debug mode is active. After this command the CPU can be stopped with the break command or if any break condition occurs.

Up The CPU is not in reset but halted. Debug mode is active. In this mode the CPU can be started and stopped. This is the most typical way to activate debugging.

If the mode **Go** is selected, this mode will be entered, but the control button in the **SYStem.state** window jumps to the mode **Up**.

SYStem.MemAccess

Select run-time memory access method

Format: **SYStem.MemAccess Enable | StopAndGo | Denied**
SYStem.ACCESS (deprecated)

Enable Memory access during program execution to target is enabled.
CPU (deprecated)

Denied (default) Memory access during program execution to target is disabled.

StopAndGo Temporarily halts the core(s) to perform the memory access. Each stop takes some time depending on the speed of the JTAG port, the number of the assigned cores, and the operations that should be performed.

SYStem.Option.IMASKASM

Disable interrupts while single stepping

Format: **SYStem.Option.IMASKASM [ON | OFF]**

Default: OFF.

If enabled, the interrupt mask bits of the CPU will be set during assembler single-step operations. The interrupt routine is not executed during single-step operations. After single step the interrupt mask bits are restored to the value before the step.

Format: **SYStem.Option.IMASKHLL [ON | OFF]**

Default: OFF.

If enabled, the interrupt mask bits of the CPU will be set during HLL single-step operations. The interrupt routine is not executed during single-step operations. After single step the interrupt mask bits are restored to the value before the step.

TrOnchip Commands

TrOnchip.state

Display on-chip trigger window

Format:	TrOnchip.state
---------	-----------------------

Opens the **TrOnchip.state** window.

TrOnchip.RESet

Set on-chip trigger to default state

Format:	TrOnchip.RESet
---------	-----------------------

Sets the TrOnchip settings and trigger module to the default settings.

Memory Classes

Memory Class	Description
P:	Program
D:	Data
E:	Hidden access to CPU memory while foreground emulation is active ("Emulation memory access" is the original of this name)