

# R-Car V4M

## FCBGA 19.0sq

RENESAS  
SoCs for Automotive

PCB design guide for LPDDR4X

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

# R-Car V4M / LPDDR4X

## DDR PCB Design Guide

### Introduction

This guideline provides a brief explanation of a PCB design which satisfy verification items in the following document:

[Ref] R-Car V4M FCBGA 19p0sq PCB verification guide for LPDDR4X

**The verification items of signal line and IO PDN in the [Ref] must be checked even if you copy the layout.**

### Target Device

LPDDR4X of R-Car V4M (FCBGA 19sq)

/ 10-Layer Build-Up (3-4-3) Board

/ 1 pcs of x32 DRAM Structure

/ N01

### Contents

1. Basic information .....	2
1.1 PCB structure .....	2
1.2 Design rule .....	3
2. IO setting and PCB configuration.....	4
2.1 IO setting for LPDDR4X .....	4
2.2 PCB configuration.....	5
3. Topology of signal trace.....	6
3.1 CK topology .....	6
3.2 DQS topology .....	7
3.3 DQ topology.....	8
3.4 CA topology .....	9
3.5 CS topology .....	10
3.6 CKE topology.....	11
3.7 RESET topology .....	12
4. Configuration of IO Power Delivery Network (PDN) .....	13
4.1 VDDQVA_DDR and VDDQX_DDR configuration .....	13
Revision History .....	15

## 1. Basic information

### 1.1 PCB structure

This guideline is written assuming the following layer structure.

The signal, ground and power layer assignment is as follows.

Signal names represent layers where these signal traces are mainly routed.




Figure 1-1. PCB layer structure

## 1.2 Design rule

This guideline was written assuming the following design rule.

### ◆ Through-hole specifications

#### 1. Build-Up section (LVH: L1-L2-L3-L4 Layer, L7-L8-L9-L10 Layer)

VIA diameter: 0.1mm (laser-processed)

Land diameter: 0.275mm

#### 2. Through-via holes (IVH: L4-L7 Layer)

VIA diameter: 0.2mm (drilled)

Land diameter (surface layer): SOC side 0.5mm / DRAM side 0.5mm

Land diameter (internal layer): SOC side 0.5mm / DRAM side 0.5mm

Internal layer clearance diameter: SOC side 0.7mm / DRAM side 0.7mm

### ◆ Line width / Space (Min.)


Single-ended: 0.100mm / 0.100mm

Differential: 0.100mm / pair gap 0.100mm / GND guard gap 0.100mm

### ◆ BGA ball land diameter (PAD dimension)

SOC: 0.34mm (Resist opening diameter: 0.44mm)

DRAM: 0.32mm (Resist opening diameter: 0.42mm)



**Figure 1-2. Definition on design rule**

## 2. IO setting and PCB configuration

### 2.1 IO setting for LPDDR4X

Drivability and ODT setting during WRITE and READ operation are set as the following table.  
 SOC IBIS models are also listed. Proper DRAM model must be selected based on materials provided by DRAM vendor.


**Table 2-1. IO setting for LPDDR4X**

DDR IF signals	Operation	SOC			DRAM		Number of connected DRAM(s)	Series resistor	Termination resistor
		Drivability	ODT	IBIS model selection	Drivability	ODT			
CK/CK#	Write	PU : 34ohm PD : 34ohm	OFF	lpddr4x_ocd_34p_34n_diff / lpddr4x_ocd_34p_34n_diff	OFF	60ohm	1	-	-
DQS/DQS#	Write	PU : 34ohm PD : 34ohm	OFF	lpddr4x_ocd_34p_34n_diff / lpddr4x_ocd_34p_34n_diff	OFF	60ohm	1	-	-
	Read	OFF	40ohm	lpddr4x_ocd_40p_40n	VOH=0.5*VDDQ SOC ODT=RZQ/6 PDDS=RZQ/6	OFF			
DQ, DM	Write	PU : 34ohm PD : 34ohm	OFF	lpddr4x_ocd_34p_34n	OFF	60ohm	1	-	-
	Read	OFF	40ohm	lpddr4x_ocd_40p_40n	VOH=0.5*VDDQ SOC ODT=RZQ/6 PDDS=RZQ/6	OFF			
CA	Write	PU : 40ohm PD : 40ohm	OFF	lpddr4x_ocd_40p_40n	OFF	60ohm	1	-	-
CS	Write	PU : 40ohm PD : 40ohm	OFF	lpddr4x_ocd_40p_40n	OFF	60ohm	1	-	-
CKE	Write	PU : 640ohm <sup>*)</sup> PD : 240ohm	OFF	lpddr4x_cke_240p_240n	-	-	1	-	-
RESET	Write	PU : 50ohm PD : 50ohm	OFF	lpddr4x_ocd_50p_50n	-	-	1	-	-
ODT	-	No signal	No signal	-	-	-	1	-	Please contact DRAM vendor.

<sup>\*)</sup>1) The model name is "lpddr4x\_cke\_240p\_240n", but only the drivability on PU side is about 640ohm.

## 2.2 PCB configuration

This guideline is written assuming the following placement of parts on L1.  
Topology of signal trace and IO power plane configuration are depicted in the figure.



Notes:

1. Detailed topology of each signal is described in succeeding pages.
2. IO power plane is placed to cover all signal traces of DDR and DRAM device as the above figure.

**Figure 2-1. PCB configuration**

### 3. Topology of signal trace

#### 3.1 CK topology

The trace topology is the following figure. The CK and CK# is a differential pair.

L1, L2, L3, L4, and L7 show trace layer and 'a0' to 'i0#' show trace element name.

Trace width \*)

e0/e0#: 0.200mm

Trace space \*)

'e0' - 'e0#': 0.150mm, 'e0/e0#' - 'GND shield': 0.100mm

Trace length(delay))

Each trace element is equal as much as possible:

a0=a0#, b0=b0#, c0=c0#, d0=d0#, e0=e0#, f0=f0#, g0=g0#, h0=h0#, i0=i0#

Trace lengths except the main trace are shortened as much as possible.

GND shield)

GND shield trace is applied to the differential pair.

These GND shield traces are connected to GND plane at start/end and some middle points by vias.

\* Main trace on L7 (e0, e0#). Differential impedances of the pairs are described in the figure.

\* Fine value of trace width and trace space are rounded.

The following skew need to be managed:

Intra-pair skew between the true and complement signal of differential pair.




Figure 3-1. CK topology

### 3.2 DQS topology

The trace topology is the following figure. The DQS and DQS# is a differential pair.

L1, L2, L3, L4, and L7 show trace layer and 'a0' to 'i0#' show trace element name.

Trace width \*)

e0/e0#: 0.200mm

Trace space \*)

'e0' - 'e0#': 0.150mm, 'e0/e0#' - 'GND shield': 0.100mm

Trace length(delay))

Each trace element is equal as much as possible:

a0=a0#, b0=b0#, c0=c0#, d0=d0#, e0=e0#, f0=f0#, g0=g0#, h0=h0#, i0=i0#

Trace lengths except the main trace are shortened as much as possible.

GND shield)

GND shield trace is applied to the differential pair.

These GND shield traces are connected to GND plane at start/end and some middle points by vias.

\* Main trace on L7 (e0, e0#). Differential impedances of the pairs are described in the figure.


\* Fine value of trace width and trace space are rounded.

The following skew need to be managed:

Intra-pair skew between the true and complement signal of differential pair.

Difference between DQS and CK.

Sum of CK and DQS (flight-time).



Note: "p" is from 0 to 1.

Note: Pad on via is available for L1 trace.

● LVH  
● IVH

Figure 3-2. DQS topology

### 3.3 DQ topology

The trace topology is the following figure.

L1, L2, and L3 show trace layer and 'a0' to 'e1' show trace element name.

Trace width \*)

a0: 0.200mm, c1: 0.100mm

Trace length(delay))

Trace lengths except the main trace are shortened as much as possible.


\* Main trace on L1 (a0) and L3 (c1). Characteristic impedances of these traces are described in the figure.

\* Fine value of trace width and trace space are rounded.

The following skew need to be managed:

Difference between DQ/DM and DQS in same byte lane.

Difference among DQ/DM in same byte lane.



**Figure 3-3. DQ topology**

### 3.4 CA topology

The trace topology is the following figure.

L1, L2, and L3 show trace layer and 'a0' to 'e1' show trace element name.

Trace width \*)

a0: 0.200mm, c1: 0.100mm

Trace length(delay))

Trace lengths except the main trace are shortened as much as possible.


\* Main trace on L1 (a0) and L3 (c1). Characteristic impedances of these traces are described in the figure.

\* Fine value of trace width and trace space are rounded.

The following skew need to be managed:

Difference between CA and CK.

Difference among CAs.



Note: Pad on via is available for L1 trace.

Note: In order to consider the impedance matching, the trace width is slightly changed in one trace. Please refer to the PCB layout for details.

**Figure 3-4. CA topology**

### 3.5 CS topology

The trace topology is the following figure.

L1, L2, and L3 show trace layer and 'a0' to 'e0' show trace element name.

Trace width \*)

c0: 0.100mm

Trace length(delay))

Trace lengths except the main trace are shortened as much as possible.

\* Main trace on L3 (c0). Characteristic impedances of these traces are described in the figure.

\* Fine value of trace width and trace space are rounded.

The following skew need to be managed \*\*:

Difference between CS and CK.

\*\* CS-CS, CA-CS skew are automatically satisfied if CA-CK, CS-CK skew are satisfied.




Figure 3-5. CS topology

### 3.6 CKE topology

The trace topology is the following figure.

L1, L2, L3, L4, and L7 show trace layer and 'a0' to 'i0' show trace element name.

Trace width \*)

e0: 0.100mm

Trace length(delay))

Trace lengths except the main trace are shortened as much as possible.

\* Main trace on L7 (e0). Characteristic impedances of these traces are described in the figure.

\* Fine value of trace width and trace space are rounded.

The following skew need to be managed:

Difference between CKE and CK is not restricted tightly.




Figure 3-6. CKE topology

### 3.7 RESET topology

The trace topology is the following figure.

L1, L2, and L3 show trace layer and 'a0' to 'e0' show trace element name.

Trace width \*)

c0: 0.100mm

Trace length(delay))

Trace lengths except the main trace are shortened as much as possible.

\* Main trace on L3 (c0). Characteristic impedances of these traces are described in the figure.

\* Fine value of trace width and trace space are rounded.

The skew between RESET and the other signals does not need to be managed tightly.




Figure 3-7. RESET topology

## 4. Configuration of IO Power Delivery Network (PDN)

### 4.1 VDDQVA\_DDR and VDDQX\_DDR configuration

The VDDQVA\_DDR and VDDQX\_DDR configuration to satisfy the target impedance is shown in following figure and table.




Figure 4-1. VDDQVA\_DDR and VDDQX\_DDR configuration

**Table 4-1. Capacitor selection for VDDQVA\_DDR**

Value	Pics.
	VDDQVA_DDR
1uF	6
0.1uF	13
0.01uF	2
2200pF	1
1000pF	1
470pF	2
330pF	2
220pF	6
100pF	6
68pF	1

**Table 4-2. Capacitor selection for VDDQX\_DDR**

Value	Pics.
	VDDQX_DDR
22uF	1
1uF	7
0.1uF	13
330pF	2
220pF	1
100pF	7

**Revision History**

Rev.	Date	Description	
		Page	Summary
0.90	2023/12/27	-	Newly issued as preliminary version.
1.00	2024/09/30	-	Upgrade to revision 1.00.

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

## 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

## 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

## 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

## 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

## 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

## 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

## 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
- Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. **RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.**
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.  
(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan

[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.